commit | 81858a353f8e45f5cc57ce855188043b1745ea08 | [log] [tgz] |
---|---|---|
author | Andrew Davis <afd@ti.com> | Tue Jan 10 13:25:42 2023 -0600 |
committer | Andrew Davis <afd@ti.com> | Thu Jan 12 18:42:57 2023 -0600 |
tree | b7ff1786b13c6dac4bc1e84c1542d6dca192f7dc | |
parent | aee2f33a675891f660fc0d06e739ce85f3472075 [diff] |
feat(ti): set L2 cache ECC and and parity on A72 cores The Cortex-A72 based cores on K3 platforms have cache ECC and parity protection, enable these. Signed-off-by: Andrew Davis <afd@ti.com> Change-Id: Icd00bc4aa9c1c48f0fb2a10ea66e75e0b146ef3c