blob: 33548b7201cdb6acfc803beae445da9c07a5a76d [file] [log] [blame]
Varun Wadekar08438e22015-05-19 16:48:04 +05301#
Varun Wadekar1f38d3c2017-03-06 09:15:15 -08002# Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
Varun Wadekar08438e22015-05-19 16:48:04 +05303#
dp-arm82cb2c12017-05-03 09:38:09 +01004# SPDX-License-Identifier: BSD-3-Clause
Varun Wadekar08438e22015-05-19 16:48:04 +05305#
6
Varun Wadekar71cb26e2015-08-07 10:03:00 +05307SOC_DIR := plat/nvidia/tegra/soc/${TARGET_SOC}
8
Varun Wadekar03af25b2017-04-26 13:46:11 -07009# dump the state on crash console
10CRASH_REPORTING := 1
11$(eval $(call add_define,CRASH_REPORTING))
Varun Wadekar990c1e02016-01-27 11:31:06 -080012
Varun Wadekar6c169182017-04-26 13:48:19 -070013# enable assert() for release/debug builds
14ENABLE_ASSERTIONS := 1
15
Varun Wadekar03af25b2017-04-26 13:46:11 -070016# enable dynamic memory mapping
17PLAT_XLAT_TABLES_DYNAMIC := 1
18$(eval $(call add_define,PLAT_XLAT_TABLES_DYNAMIC))
19
20# Enable PSCI v1.0 extended state ID format
21PSCI_EXTENDED_STATE_ID := 1
22
23# code and read-only data should be put on separate memory pages
24SEPARATE_CODE_AND_RODATA := 1
25
26# do not use coherent memory
27USE_COHERENT_MEM := 0
28
David Cunado3872fc22017-10-31 23:19:21 +000029# do not enable SVE
30ENABLE_SVE_FOR_NS := 0
31
Varun Wadekar08438e22015-05-19 16:48:04 +053032include plat/nvidia/tegra/common/tegra_common.mk
33include ${SOC_DIR}/platform_${TARGET_SOC}.mk
Varun Wadekar1f95e282015-07-21 10:16:13 +053034
35# modify BUILD_PLAT to point to SoC specific build directory
36BUILD_PLAT := ${BUILD_BASE}/${PLAT}/${TARGET_SOC}/${BUILD_TYPE}
Varun Wadekar6311f632017-06-07 09:57:42 -070037
38# enable signed comparison checks
Douglas Raillard2ba62de2017-06-22 14:47:01 +010039TF_CFLAGS += -Wsign-compare