TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / TF-A / trusted-firmware-a / 1af540ef2a09797c3a22c40c340facd4b2f47c2f / include / common
  1. 1af540e Fix MISRA rule 8.4 Part 1 by Roberto Vargas · 7 years ago
  2. 7fabe1a Fix MISRA rule 8.4 in common code by Roberto Vargas · 7 years ago
  3. 9fb8af3 Fix MISRA rule 8.3 in common code by Roberto Vargas · 7 years ago
  4. da5f274 Dynamic cfg: MISRA fixes by Soby Mathew · 7 years ago
  5. cab0b5b ARM Platforms: Load HW_CONFIG in BL2 by Soby Mathew · 8 years ago
  6. e5674e1 Dynamic cfg: Introduce fdt wrappers by Soby Mathew · 8 years ago
  7. bf9ce61 Add dynamic config image IDs by Soby Mathew · 8 years ago
  8. 6d31020 Dynamic cfg: Add HW and TB_FW configs to CoT by Soby Mathew · 8 years ago
  9. 5b75b4a Merge pull request #1173 from etienne-lms/armv7-qemu by davidcunado-arm · 7 years ago
  10. 3fe81dc aarch32: use lr as bl32 boot argument on aarch32 only systems by Etienne Carriere · 8 years ago
  11. 2e379d2 image_decompress: add APIs for decompressing images by Masahiro Yamada · 8 years ago
  12. d95eb47 Merge pull request #1228 from dp-arm/dp/cve_2017_5715 by davidcunado-arm · 8 years ago
  13. 040f1e6 Merge pull request #1193 from jwerner-chromium/JW_coreboot by davidcunado-arm · 8 years ago
  14. 0d3a27e Merge pull request #1200 from robertovargas-arm/bl2-el3 by davidcunado-arm · 8 years ago
  15. 7343505 sp_min: Implement workaround for CVE-2017-5715 by Dimitris Papastamos · 8 years ago
  16. d1f7292 Mark functions defined in assembly files by Roberto Vargas · 8 years ago
  17. b1d27b4 bl2-el3: Add BL2_EL3 image by Roberto Vargas · 8 years ago
  18. f62ad32 Workaround for CVE-2017-5715 on Cortex A57 and A72 by Dimitris Papastamos · 8 years ago
  19. 9536bae Add new function-pointer-based console API by Julius Werner · 8 years ago
  20. 211d307 Merge pull request #1178 from davidcunado-arm/dc/enable_sve by davidcunado-arm · 8 years ago
  21. 76163b3 Unify cache flush code path after image load by Soby Mathew · 8 years ago
  22. 1a85337 Enable SVE for Non-secure world by David Cunado · 8 years ago
  23. 71f8a6a Merge pull request #1145 from etienne-lms/rfc-armv7-2 by davidcunado-arm · 8 years ago
  24. 281a08c Refactor Statistical Profiling Extensions implementation by Dimitris Papastamos · 8 years ago
  25. 2fccb22 SPM: Introduce Secure Partition Manager by Antonio Nino Diaz · 8 years ago
  26. 64cc6e9 ARMv7 may not support Virtualization Extensions by Etienne Carriere · 8 years ago
  27. 908cf70 ARMv7 does not support SDCR by Etienne Carriere · 8 years ago
  28. 0147bef ARMv7 does not support STL instruction by Etienne Carriere · 8 years ago
  29. c639e8e GIC: Allow specifying interrupt properties by Jeenu Viswambharan · 8 years ago
  30. 7f56e9a Implement log framework by Soby Mathew · 8 years ago
  31. 2d7e828 Introduce tf_vprintf() and tf_string_print() by Soby Mathew · 8 years ago
  32. 2867ca3 Merge pull request #1078 from douglas-raillard-arm/dr/add_cfi_vector_entry by davidcunado-arm · 8 years ago
  33. 413115e Merge pull request #1019 from etienne-lms/log-size by davidcunado-arm · 8 years ago
  34. 86606eb cpu log buffer size depends on cache line size by Etienne Carriere · 8 years ago
  35. 31823b6 Add CFI debug info to vector entries by Douglas Raillard · 8 years ago
  36. fed18b3 asm_macros: set the default assembly code alignment to 4 byte by Masahiro Yamada · 8 years ago
  37. 64726e6 Add new alignment parameter to func assembler macro by Julius Werner · 8 years ago
  38. 71fb396 Support Trusted OS firmware extra images in TF tools by Summer Qin · 8 years ago
  39. d832aee aarch64: Enable Statistical Profiling Extensions for lower ELs by dp-arm · 8 years ago
  40. 18f2efd Fully initialise essential control registers by David Cunado · 8 years ago
  41. 030567e include: add U()/ULL() macros for constants by Varun Wadekar · 8 years ago
  42. 572e1413 Merge pull request #949 from antonio-nino-diaz-arm/an/printf-memory by davidcunado-arm · 8 years ago
  43. da5241c Introduce `tf_snprintf` by Antonio Nino Diaz · 8 years ago
  44. 2a6c1a8 fip: move headers shared between TF and fiptool to include/tools_share by Masahiro Yamada · 8 years ago
  45. 82cb2c1 Use SPDX license identifiers by dp-arm · 8 years ago
  46. 0f22bef Merge branch 'integration' into tf_issue_461 by Scott Branden · 8 years ago
  47. 53d9c9c Move defines in utils.h to utils_def.h to fix shared header compile issues by Scott Branden · 8 years ago
  48. 484acce Merge pull request #910 from dp-arm/dp/AArch32-juno-port by davidcunado-arm · 8 years ago
  49. dc78758 AArch32: Add support for ARM Cortex-A53/57/72 MPCore Processor by Yatharth Kochar · 9 years ago
  50. 044bb2f Remove build option `ASM_ASSERTION` by Antonio Nino Diaz · 8 years ago
  51. ed75625 Merge pull request #886 from dp-arm/dp/stack-protector by davidcunado-arm · 8 years ago
  52. 51faada Add support for GCC stack protection by Douglas Raillard · 8 years ago
  53. 5dffb46 Re-factor header files for easier PSCI library integration by Soby Mathew · 8 years ago
  54. 1a80e88 Merge pull request #841 from dp-arm/dp/debug-regs by danh-arm · 8 years ago
  55. 85e93ba Disable secure self-hosted debug via MDCR_EL3/SDCR by dp-arm · 8 years ago
  56. 308d359 Introduce unified API to zero memory by Douglas Raillard · 9 years ago
  57. b38bc68 Allow spin locks to be defined from assembly by Jeenu Viswambharan · 9 years ago
  58. 3d8256b Use #ifdef for IMAGE_BL* instead of #if by Masahiro Yamada · 9 years ago
  59. bd83b41 Merge pull request #791 from jeenu-arm/asm-assert-32 by danh-arm · 9 years ago
  60. 99c5eba Export is_mem_free() function by Sandrine Bailleux · 9 years ago
  61. e12cb61 AArch32: Print ASM_ASSERT and panic messages by Jeenu Viswambharan · 9 years ago
  62. 1b5fa6e Merge pull request #774 from jeenu-arm/no-return-macro by danh-arm · 9 years ago
  63. a806dad Define and use no_ret macro where no return is expected by Jeenu Viswambharan · 9 years ago
  64. 939f66d Reset EL2 and EL3 configurable controls by David Cunado · 9 years ago
  65. b91d935 Add CFI debug frame information for ASM functions by Douglas Raillard · 9 years ago
  66. 495f3d3 Reset debug registers MDCR-EL3/SDCR and MDCR_EL2/HDCR by David Cunado · 9 years ago
  67. 9c1dceb AArch32: Add `memcpy4` function in assembly by Yatharth Kochar · 9 years ago
  68. f426fc0 PSCI: Introduce PSCI Library argument structure by Soby Mathew · 9 years ago
  69. 1a0a3f0 AArch32: Common changes needed for BL1/BL2 by Yatharth Kochar · 9 years ago
  70. 7260022 Add new version of image loading. by Yatharth Kochar · 9 years ago
  71. e33b78a AArch32: Add support in TF libraries by Soby Mathew · 9 years ago
  72. 1ae0a49 AArch32: Add API to invoke runtime service handler by Soby Mathew · 9 years ago
  73. f24307d AArch32: Add assembly helpers by Soby Mathew · 9 years ago
  74. 738b1fd Rearrange assembly helper macros by Soby Mathew · 9 years ago
  75. cf0b149 Introduce PSCI Library Interface by Soby Mathew · 9 years ago
  76. 532ed61 Introduce `el3_runtime` and `PSCI` libraries by Soby Mathew · 9 years ago
  77. da554d7 Fix coding guideline warnings by Soby Mathew · 9 years ago
  78. 4c0d039 Rework type usage in Trusted Firmware by Soby Mathew · 9 years ago
  79. aadb135 Merge pull request #662 from sandrine-bailleux-arm/sb/rodata-xn by danh-arm · 9 years ago
  80. 5d1c104 Introduce SEPARATE_CODE_AND_RODATA build flag by Sandrine Bailleux · 9 years ago
  81. ed81f3e Introduce utils.h header file by Sandrine Bailleux · 9 years ago
  82. 663db20 Derive stack alignment from CACHE_WRITEBACK_GRANULE by Soby Mathew · 9 years ago
  83. 8d8c61e Merge pull request #636 from soby-mathew/sm/cpu_ctx_rem_aarch32_regs by danh-arm · 9 years ago
  84. 8cd16e6 Build option to include AArch32 registers in cpu context by Soby Mathew · 9 years ago
  85. 79627dc Fill exception vectors with zero bytes by Sandrine Bailleux · 9 years ago
  86. e0ae9fa Introduce some helper macros for exception vectors by Sandrine Bailleux · 9 years ago
  87. 10c252c Fix build error with optimizations disabled (-O0) by Sandrine Bailleux · 9 years ago
  88. 99e58f9 Enable SCR_EL3.SIF bit by Soby Mathew · 9 years ago
  89. adb4fcf Enable asynchronous abort exceptions during boot by Gerald Lejeune · 9 years ago
  90. 1319e7b Make cpu operations warning a VERBOSE print by Soby Mathew · 9 years ago
  91. 1c3ea10 Remove all non-configurable dead loops by Antonio Nino Diaz · 10 years ago
  92. b6fc25e Merge pull request #541 from antonio-nino-diaz-arm/an/secondary-cpu-init by danh-arm · 9 years ago
  93. 4e85e4f Initialize secondary CPUs during cold boot by Antonio Nino Diaz · 9 years ago
  94. 843ddee Fix the inconsistencies in bl1_tbbr_image_descs[] by Yatharth Kochar · 10 years ago
  95. 70ecb56 Migrate __warn_deprecated -> __deprecated by Soren Brinkmann · 10 years ago
  96. b313d75 Rearrange fields in TF data structures to reduce padding by Soby Mathew · 10 years ago
  97. d178637 Remove dashes from image names: 'BL3-x' --> 'BL3x' by Juan Castillo · 10 years ago
  98. f59821d Replace all SCP FW (BL0, BL3-0) references by Juan Castillo · 10 years ago
  99. 516beb5 TBB: apply TBBR naming convention to certificates and extensions by Juan Castillo · 10 years ago
  100. 2d4d220 FWU: Add FWU support to `fip_create` tool by Yatharth Kochar · 10 years ago