TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / mirror / ARM-software / CMSIS_5 / b27a412bdfc564764541a9f3e13e12ff5aca8846 / . / ARM.CMSIS.pdsc
blob: cd2555c5e0af4a8aad7f31fa157595df811d5404 [file] [log] [blame]
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1<?xml version="1.0" encoding="UTF-8"?>
2
3<package schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="PACK.xsd">
4 <name>CMSIS</name>
5 <description>CMSIS (Cortex Microcontroller Software Interface Standard)</description>
6 <vendor>ARM</vendor>
Joachim Krecha33860c2016-11-09 22:25:55 +0100[diff] [blame]7 <!-- <license>license.txt</license> -->
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]8 <url>http://www.keil.com/pack/</url>
9
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]10 <releases>
Jonatan Antoni4e074e72017-08-04 15:02:27 +0200[diff] [blame]11 <release version="5.1.1-dev0">
12 Active development...
Jonatan Antonib27a4122017-08-08 13:30:19 +0200[diff] [blame^]13 Devices:
14 - added GCC startup and linker script for Cortex-A9
Jonatan Antoni4e074e72017-08-04 15:02:27 +0200[diff] [blame]15 </release>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]16 <release version="5.1.0" date="2017-08-04">
17 CMSIS-Core(M): 5.0.2 (see revision history for details)
18 - Changed Version Control macros to be core agnostic.
19 - Added MPU Functions for ARMv7-M for Cortex-M0+/M3/M4/M7.
20 CMSIS-Core(A): 1.0.0 (see revision history for details)
21 - Initial release
22 - IRQ Controller API 1.0.0
23 CMSIS-Driver: 2.05 (see revision history for details)
24 - All typedefs related to status have been made volatile.
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]25 CMSIS-RTOS2:
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]26 - API 2.1.1 (see revision history for details)
27 - RTX 5.2.0 (see revision history for details)
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]28 - OS Tick API 1.0.0
29 CMSIS-DSP: 1.5.2 (see revision history for details)
30 - Fixed GNU Compiler specific diagnostics.
Jonatan Antoni31e48e62017-08-04 11:26:18 +0200[diff] [blame]31 CMSIS-PACK: 1.5.0 (see revision history for details)
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]32 - added System Description File (*.SDF) Format
Jonatan Antoni31e48e62017-08-04 11:26:18 +0200[diff] [blame]33 CMSIS-Zone: 0.0.1 (Preview)
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]34 - Initial specification draft
35 </release>
Joachim Krech3ef97132017-02-03 15:09:58 +0100[diff] [blame]36 <release version="5.0.1" date="2017-02-03">
37 Package Description:
38 - added taxonomy for Cclass RTOS
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]39 CMSIS-RTOS2:
Joachim Krech3ef97132017-02-03 15:09:58 +0100[diff] [blame]40 - API 2.1 (see revision history for details)
41 - RTX 5.1.0 (see revision history for details)
42 CMSIS-Core: 5.0.1 (see revision history for details)
43 - Added __PACKED_STRUCT macro
44 - Added uVisior support
45 - Updated cmsis_armcc.h: corrected macro __ARM_ARCH_6M__
46 - Updated template for secure main function (main_s.c)
47 - Updated template for Context Management for ARMv8-M TrustZone (tz_context.c)
48 CMSIS-DSP: 1.5.1 (see revision history for details)
49 - added ARMv8M DSP libraries.
50 CMSIS-PACK:1.4.9 (see revision history for details)
51 - added Pack Index File specification and schema file
Martin Güntherd1060532016-11-15 09:43:43 +0100[diff] [blame]52 </release>
Joachim Krechc45bb4a2016-11-11 11:01:22 +0100[diff] [blame]53 <release version="5.0.0" date="2016-11-11">
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]54 Changed open source license to Apache 2.0
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]55 CMSIS_Core:
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]56 - Added support for Cortex-M23 and Cortex-M33.
57 - Added ARMv8-M device configurations for mainline and baseline.
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]58 - Added CMSE support and thread context management for TrustZone for ARMv8-M
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]59 - Added cmsis_compiler.h to unify compiler behaviour.
60 - Updated function SCB_EnableICache (for Cortex-M7).
61 - Added functions: NVIC_GetEnableIRQ, SCB_GetFPUType
62 CMSIS-RTOS:
63 - bug fix in RTX 4.82 (see revision history for details)
64 CMSIS-RTOS2:
65 - new API including compatibility layer to CMSIS-RTOS
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]66 - reference implementation based on RTX5
67 - supports all Cortex-M variants including TrustZone for ARMv8-M
ReinhardKeil0d399052016-10-21 13:40:52 +0200[diff] [blame]68 CMSIS-SVD:
69 - reworked SVD format documentation
Joachim Krech655f7242016-09-29 15:49:24 +0200[diff] [blame]70 - removed SVD file database documentation as SVD files are distributed in packs
71 - updated SVDConv for Win32 and Linux
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]72 CMSIS-DSP:
Martin Günther29502d72016-06-16 14:48:33 +0200[diff] [blame]73 - Moved DSP libraries from CMSIS/DSP/Lib to CMSIS/Lib.
74 - Added DSP libraries build projects to CMSIS pack.
Martin Günther10babd82016-06-14 14:10:36 +0200[diff] [blame]75 </release>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]76 <release version="4.5.0" date="2015-10-28">
77 - CMSIS-Core 4.30.0 (see revision history for details)
78 - CMSIS-DAP 1.1.0 (unchanged)
79 - CMSIS-Driver 2.04.0 (see revision history for details)
80 - CMSIS-DSP 1.4.7 (no source code change [still labeled 1.4.5], see revision history for details)
81 - CMSIS-PACK 1.4.1 (see revision history for details)
82 - CMSIS-RTOS 4.80.0 Restored time delay parameter 'millisec' old behavior (prior V4.79) for software compatibility. (see revision history for details)
83 - CMSIS-SVD 1.3.1 (see revision history for details)
84 </release>
85 <release version="4.4.0" date="2015-09-11">
86 - CMSIS-Core 4.20 (see revision history for details)
87 - CMSIS-DSP 1.4.6 (no source code change [still labeled 1.4.5], see revision history for details)
88 - CMSIS-PACK 1.4.0 (adding memory attributes, algorithm style)
89 - CMSIS-Driver 2.03.0 (adding CAN [Controller Area Network] API)
90 - CMSIS-RTOS
91 -- API 1.02 (unchanged)
92 -- RTX 4.79 (see revision history for details)
93 - CMSIS-SVD 1.3.0 (see revision history for details)
94 - CMSIS-DAP 1.1.0 (extended with SWO support)
95 </release>
96 <release version="4.3.0" date="2015-03-20">
97 - CMSIS-Core 4.10 (Cortex-M7 extended Cache Maintenance functions)
98 - CMSIS-DSP 1.4.5 (see revision history for details)
99 - CMSIS-Driver 2.02 (adding SAI (Serial Audio Interface) API)
100 - CMSIS-PACK 1.3.3 (Semantic Versioning, Generator extensions)
101 - CMSIS-RTOS
102 -- API 1.02 (unchanged)
103 -- RTX 4.78 (see revision history for details)
104 - CMSIS-SVD 1.2 (unchanged)
105 </release>
106 <release version="4.2.0" date="2014-09-24">
107 Adding Cortex-M7 support
108 - CMSIS-Core 4.00 (Cortex-M7 support, corrected C++ include guards in core header files)
109 - CMSIS-DSP 1.4.4 (Cortex-M7 support and corrected out of bound issues)
110 - CMSIS-PACK 1.3.1 (Cortex-M7 updates, clarification, corrected batch files in Tutorial)
111 - CMSIS-SVD 1.2 (Cortex-M7 extensions)
112 - CMSIS-RTOS RTX 4.75 (see revision history for details)
113 </release>
114 <release version="4.1.1" date="2014-06-30">
115 - fixed conditions preventing the inclusion of the DSP library in projects for Infineon XMC4000 series devices
116 </release>
117 <release version="4.1.0" date="2014-06-12">
118 - CMSIS-Driver 2.02 (incompatible update)
119 - CMSIS-Pack 1.3 (see revision history for details)
120 - CMSIS-DSP 1.4.2 (unchanged)
121 - CMSIS-Core 3.30 (unchanged)
122 - CMSIS-RTOS RTX 4.74 (unchanged)
123 - CMSIS-RTOS API 1.02 (unchanged)
124 - CMSIS-SVD 1.10 (unchanged)
125 PACK:
126 - removed G++ specific files from PACK
127 - added Component Startup variant "C Startup"
128 - added Pack Checking Utility
129 - updated conditions to reflect tool-chain dependency
130 - added Taxonomy for Graphics
131 - updated Taxonomy for unified drivers from "Drivers" to "CMSIS Drivers"
132 </release>
133 <release version="4.0.0">
134 - CMSIS-Driver 2.00 Preliminary (incompatible update)
135 - CMSIS-Pack 1.1 Preliminary
136 - CMSIS-DSP 1.4.2 (see revision history for details)
137 - CMSIS-Core 3.30 (see revision history for details)
138 - CMSIS-RTOS RTX 4.74 (see revision history for details)
139 - CMSIS-RTOS API 1.02 (unchanged)
140 - CMSIS-SVD 1.10 (unchanged)
141 </release>
142 <release version="3.20.4">
143 - CMSIS-RTOS 4.74 (see revision history for details)
144 - PACK Extensions (Boards, Device Features, Flash Programming, Generators, Configuration Wizard). Schema version 1.1.
145 </release>
146 <release version="3.20.3">
147 - CMSIS-Driver API Version 1.10 ARM prefix added (incompatible change)
148 - CMSIS-RTOS 4.73 (see revision history for details)
149 </release>
150 <release version="3.20.2">
151 - CMSIS-Pack documentation has been added
152 - CMSIS-Drivers header and documentation have been added to PACK
153 - CMSIS-CORE, CMSIS-DSP, CMSIS-RTOS API and CMSIS-SVD remain unchanged
154 </release>
155 <release version="3.20.1">
156 - CMSIS-RTOS Keil RTX V4.72 has been added to PACK
157 - CMSIS-CORE, CMSIS-DSP, CMSIS-RTOS API and CMSIS-SVD remain unchanged
158 </release>
159 <release version="3.20.0">
160 The software portions that are deployed in the application program are now under a BSD license which allows usage
161 of CMSIS components in any commercial or open source projects. The Pack Description file Arm.CMSIS.pdsc describes the use cases
162 The individual components have been update as listed below:
163 - CMSIS-CORE adds functions for setting breakpoints, supports the latest GCC Compiler, and contains several corrections.
164 - CMSIS-DSP library is optimized for more performance and contains several bug fixes.
165 - CMSIS-RTOS API is extended with capabilities for short timeouts, Kernel initialization, and prepared for a C++ interface.
166 - CMSIS-SVD is unchanged.
167 </release>
168 </releases>
169
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]170 <taxonomy>
171 <description Cclass="Board Support">Generic Interfaces for Evaluation and Development Boards</description>
172 <description Cclass="CMSIS" doc="CMSIS/Documentation/General/html/index.html">Cortex Microcontroller Software Interface Components</description>
173 <description Cclass="Device" doc="CMSIS/Documentation/Core/html/index.html">Startup, System Setup</description>
174 <description Cclass="CMSIS Driver" doc="CMSIS/Documentation/Driver/html/index.html">Unified Device Drivers compliant to CMSIS-Driver Specifications</description>
175 <description Cclass="File System">File Drive Support and File System</description>
176 <description Cclass="Graphics">Graphical User Interface</description>
177 <description Cclass="Network">Network Stack using Internet Protocols</description>
178 <description Cclass="USB">Universal Serial Bus Stack</description>
Joachim Krech2384b8a2017-02-02 15:58:30 +0100[diff] [blame]179 <description Cclass="Compiler">Compiler Software Extensions</description>
Joachim Krech62838c82017-02-02 15:54:57 +0100[diff] [blame]180 <description Cclass="RTOS">Real-time Operating System</description>
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]181 </taxonomy>
182
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]183 <devices>
184 <!-- ****************************** Cortex-M0 ****************************** -->
185 <family Dfamily="ARM Cortex M0" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]186 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0497a/index.html" title="Cortex-M0 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]187 <description>
188The Cortex-M0 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
189- simple, easy-to-use programmers model
190- highly efficient ultra-low power operation
191- excellent code density
192- deterministic, high-performance interrupt handling
193- upward compatibility with the rest of the Cortex-M processor family.
194 </description>
195 <debug svd="Device/ARM/SVD/ARMCM0.svd"/>
196 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
197 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
198 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
199
200 <device Dname="ARMCM0">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]201 <processor Dcore="Cortex-M0" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]202 <compile header="Device/ARM/ARMCM0/Include/ARMCM0.h" define="ARMCM0"/>
203 </device>
204 </family>
205
206 <!-- ****************************** Cortex-M0P ****************************** -->
207 <family Dfamily="ARM Cortex M0 plus" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]208 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0662b/index.html" title="Cortex-M0+ Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]209 <description>
210The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
211- simple, easy-to-use programmers model
212- highly efficient ultra-low power operation
213- excellent code density
214- deterministic, high-performance interrupt handling
215- upward compatibility with the rest of the Cortex-M processor family.
216 </description>
217 <debug svd="Device/ARM/SVD/ARMCM0P.svd"/>
218 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
219 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
220 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
221
222 <device Dname="ARMCM0P">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]223 <processor Dcore="Cortex-M0+" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]224 <compile header="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h" define="ARMCM0P"/>
225 </device>
226 </family>
227
228 <!-- ****************************** Cortex-M3 ****************************** -->
229 <family Dfamily="ARM Cortex M3" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]230 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0552a/index.html" title="Cortex-M3 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]231 <description>
232The Cortex-M3 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
233- simple, easy-to-use programmers model
234- highly efficient ultra-low power operation
235- excellent code density
236- deterministic, high-performance interrupt handling
237- upward compatibility with the rest of the Cortex-M processor family.
238 </description>
239 <debug svd="Device/ARM/SVD/ARMCM3.svd"/>
240 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
241 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
242 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
243
244 <device Dname="ARMCM3">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]245 <processor Dcore="Cortex-M3" DcoreVersion="r2p1" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]246 <compile header="Device/ARM/ARMCM3/Include/ARMCM3.h" define="ARMCM3"/>
247 </device>
248 </family>
249
250 <!-- ****************************** Cortex-M4 ****************************** -->
251 <family Dfamily="ARM Cortex M4" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]252 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/index.html" title="Cortex-M4 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]253 <description>
254The Cortex-M4 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
255- simple, easy-to-use programmers model
256- highly efficient ultra-low power operation
257- excellent code density
258- deterministic, high-performance interrupt handling
259- upward compatibility with the rest of the Cortex-M processor family.
260 </description>
261 <debug svd="Device/ARM/SVD/ARMCM4.svd"/>
262 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
263 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
264 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
265
266 <device Dname="ARMCM4">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]267 <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]268 <compile header="Device/ARM/ARMCM4/Include/ARMCM4.h" define="ARMCM4"/>
269 </device>
270
271 <device Dname="ARMCM4_FP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]272 <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]273 <compile header="Device/ARM/ARMCM4/Include/ARMCM4_FP.h" define="ARMCM4_FP"/>
274 </device>
275 </family>
276
277 <!-- ****************************** Cortex-M7 ****************************** -->
278 <family Dfamily="ARM Cortex M7" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]279 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0646b/index.html" title="Cortex-M7 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]280 <description>
Martin Güntheraa246272016-11-15 16:01:05 +0100[diff] [blame]281The Cortex-M7 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]282- simple, easy-to-use programmers model
283- highly efficient ultra-low power operation
284- excellent code density
285- deterministic, high-performance interrupt handling
286- upward compatibility with the rest of the Cortex-M processor family.
287 </description>
288 <debug svd="Device/ARM/SVD/ARMCM7.svd"/>
289 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
290 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
291 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
292
293 <device Dname="ARMCM7">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]294 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]295 <compile header="Device/ARM/ARMCM7/Include/ARMCM7.h" define="ARMCM7"/>
296 </device>
297
298 <device Dname="ARMCM7_SP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]299 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]300 <compile header="Device/ARM/ARMCM7/Include/ARMCM7_SP.h" define="ARMCM7_SP"/>
301 </device>
302
303 <device Dname="ARMCM7_DP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]304 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]305 <compile header="Device/ARM/ARMCM7/Include/ARMCM7_DP.h" define="ARMCM7_DP"/>
306 </device>
307 </family>
308
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]309 <!-- ****************************** Cortex-M23 ********************** -->
310 <family Dfamily="ARM Cortex M23" Dvendor="ARM:82">
311 <!--book name="Device/ARM/Documents/??_dgug.pdf" title="?? Device Generic Users Guide"/-->
312 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]313The ARM Cortex-M23 is based on the ARMv8-M baseline architecture.
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]314It is the smallest and most energy efficient ARM processor with ARM TrustZone technology.
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]315Cortex-M23 is the ideal processor for constrained embedded applications requiring efficient security.
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]316 </description>
317 <debug svd="Device/ARM/SVD/ARMCM23.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]318 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
319 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]320 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]321 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]322 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
323
324 <device Dname="ARMCM23">
325 <processor Dcore="Cortex-M23" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
326 <compile header="Device/ARM/ARMCM23/Include/ARMCM23.h" define="ARMCM23"/>
327 </device>
328
329 <device Dname="ARMCM23_TZ">
330 <processor Dcore="Cortex-M23" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
331 <compile header="Device/ARM/ARMCM23/Include/ARMCM23_TZ.h" define="ARMCM23_TZ"/>
332 </device>
333 </family>
334
335 <!-- ****************************** Cortex-M33 ****************************** -->
336 <family Dfamily="ARM Cortex M33" Dvendor="ARM:82">
337 <!--book name="Device/ARM/Documents/??_dgug.pdf" title="?? Device Generic Users Guide"/-->
338 <description>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]339The ARM Cortex-M33 is the most configurable of all Cortex-M processors. It is a full featured microcontroller
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]340class processor based on the ARMv8-M mainline architecture with ARM TrustZone security.
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]341 </description>
342 <debug svd="Device/ARM/SVD/ARMCM33.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]343 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
344 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]345 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]346 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
347 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]348
349 <device Dname="ARMCM33">
350 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]351 <description>
352 no DSP Instructions, no Floating Point Unit, no TrustZone
353 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]354 <compile header="Device/ARM/ARMCM33/Include/ARMCM33.h" define="ARMCM33"/>
355 </device>
356
357 <device Dname="ARMCM33_TZ">
358 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]359 <description>
360 no DSP Instructions, no Floating Point Unit, TrustZone
361 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]362 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_TZ.h" define="ARMCM33_TZ"/>
363 </device>
364
365 <device Dname="ARMCM33_DSP_FP">
366 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]367 <description>
368 DSP Instructions, Single Precision Floating Point Unit, no TrustZone
369 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]370 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h" define="ARMCM33_DSP_FP"/>
371 </device>
372
373 <device Dname="ARMCM33_DSP_FP_TZ">
374 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]375 <description>
376 DSP Instructions, Single Precision Floating Point Unit, TrustZone
377 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]378 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h" define="ARMCM33_DSP_FP_TZ"/>
379 </device>
380 </family>
381
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]382 <!-- ****************************** ARMSC000 ****************************** -->
383 <family Dfamily="ARM SC000" Dvendor="ARM:82">
384 <description>
385The ARM SC000 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including:
386- simple, easy-to-use programmers model
387- highly efficient ultra-low power operation
388- excellent code density
389- deterministic, high-performance interrupt handling
390 </description>
391 <debug svd="Device/ARM/SVD/ARMSC000.svd"/>
392 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
393 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
394 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
395
396 <device Dname="ARMSC000">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]397 <processor Dcore="SC000" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]398 <compile header="Device/ARM/ARMSC000/Include/ARMSC000.h" define="ARMSC000"/>
399 </device>
400 </family>
401
402 <!-- ****************************** ARMSC300 ****************************** -->
403 <family Dfamily="ARM SC300" Dvendor="ARM:82">
404 <description>
405The ARM SC300 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including:
406- simple, easy-to-use programmers model
407- highly efficient ultra-low power operation
408- excellent code density
409- deterministic, high-performance interrupt handling
410 </description>
411 <debug svd="Device/ARM/SVD/ARMSC300.svd"/>
412 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
413 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
414 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
415
416 <device Dname="ARMSC300">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]417 <processor Dcore="SC300" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]418 <compile header="Device/ARM/ARMSC300/Include/ARMSC300.h" define="ARMSC300"/>
419 </device>
420 </family>
421
422 <!-- ****************************** ARMv8-M Baseline ********************** -->
423 <family Dfamily="ARMv8-M Baseline" Dvendor="ARM:82">
424 <!--book name="Device/ARM/Documents/ARMv8MBL_dgug.pdf" title="ARMv8MBL Device Generic Users Guide"/-->
425 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]426ARMv8-M Baseline based device with TrustZone
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]427 </description>
428 <debug svd="Device/ARM/SVD/ARMv8MBL.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]429 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
430 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]431 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]432 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]433 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
434
435 <device Dname="ARMv8MBL">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]436 <processor Dcore="ARMV8MBL" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]437 <compile header="Device/ARM/ARMv8MBL/Include/ARMv8MBL.h" define="ARMv8MBL"/>
438 </device>
439 </family>
440
441 <!-- ****************************** ARMv8-M Mainline ****************************** -->
442 <family Dfamily="ARMv8-M Mainline" Dvendor="ARM:82">
443 <!--book name="Device/ARM/Documents/ARMv8MML_dgug.pdf" title="ARMv8MML Device Generic Users Guide"/-->
444 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]445ARMv8-M Mainline based device with TrustZone
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]446 </description>
447 <debug svd="Device/ARM/SVD/ARMv8MML.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]448 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
449 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]450 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]451 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]452 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
453
454 <device Dname="ARMv8MML">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]455 <processor Dcore="ARMV8MML" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]456 <description>
457 no DSP Instructions, no Floating Point Unit, TrustZone
458 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]459 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML.h" define="ARMv8MML"/>
460 </device>
461
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]462 <device Dname="ARMv8MML_DSP">
463 <processor Dcore="ARMV8MML" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]464 <description>
465 DSP Instructions, no Floating Point Unit, TrustZone
466 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]467 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h" define="ARMv8MML_DSP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]468 </device>
469
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]470 <device Dname="ARMv8MML_SP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]471 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]472 <description>
473 no DSP Instructions, Single Precision Floating Point Unit, TrustZone
474 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]475 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_SP.h" define="ARMv8MML_SP"/>
476 </device>
477
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]478 <device Dname="ARMv8MML_DSP_SP">
479 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]480 <description>
481 DSP Instructions, Single Precision Floating Point Unit, TrustZone
482 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]483 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h" define="ARMv8MML_DSP_SP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]484 </device>
485
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]486 <device Dname="ARMv8MML_DP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]487 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]488 <description>
489 no DSP Instructions, Double Precision Floating Point Unit, TrustZone
490 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]491 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DP.h" define="ARMv8MML_DP"/>
492 </device>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]493
494 <device Dname="ARMv8MML_DSP_DP">
495 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]496 <description>
497 DSP Instructions, Double Precision Floating Point Unit, TrustZone
498 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]499 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h" define="ARMv8MML_DSP_DP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]500 </device>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]501 </family>
502
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]503 <!-- ****************************** Cortex-A5 ****************************** -->
504 <family Dfamily="ARM Cortex A5" Dvendor="ARM:82">
505 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0433c/index.html" title="Cortex-A5 Technical Reference Manual"/>
506 <description>
507The ARM Cortex-A5 processor is a high-performance, low-power, ARM macrocell with an L1 cache subsystem that provides full
508virtual memory capabilities. The Cortex-A5 processor implements the ARMv7-A architecture profile and can execute 32-bit
509ARM instructions and 16-bit and 32-bit Thumb instructions. The Cortex-A5 is the smallest member of the Cortex-A processor family.
510 </description>
511
512 <device Dname="ARMCA5">
513 <processor Dcore="Cortex-A5" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
514 <compile header="Device/ARM/ARMCA5/Include/ARMCA5.h" define="ARMCA5"/>
515 </device>
516 </family>
517
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]518 <!-- ****************************** Cortex-A7 ****************************** -->
519 <family Dfamily="ARM Cortex A7" Dvendor="ARM:82">
520 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0464f/index.html" title="Cortex-A7 MPCore Technical Reference Manual"/>
521 <description>
522The Cortex-A7 MPCore processor is a high-performance, low-power processor that implements the ARMv7-A architecture.
523The Cortex-A7 MPCore processor has one to four processors in a single multiprocessor device with a L1 cache subsystem,
524an optional integrated GIC, and an optional L2 cache controller.
525 </description>
526
527 <device Dname="ARMCA7">
528 <processor Dcore="Cortex-A7" DcoreVersion="r0p5" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
529 <compile header="Device/ARM/ARMCA7/Include/ARMCA7.h" define="ARMCA7"/>
530 </device>
531 </family>
532
533 <!-- ****************************** Cortex-A9 ****************************** -->
534 <family Dfamily="ARM Cortex A9" Dvendor="ARM:82">
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]535 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.100511_0401_10_en/index.html" title="Cortex-A9 Technical Reference Manual"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]536 <description>
537The Cortex-A9 processor is a high-performance, low-power, ARM macrocell with an L1 cache subsystem that provides full virtual memory capabilities.
538The Cortex-A9 processor implements the ARMv7-A architecture and runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions,
539and 8-bit Java bytecodes in Jazelle state.
540 </description>
541
542 <device Dname="ARMCA9">
543 <processor Dcore="Cortex-A9" DcoreVersion="r4p1" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
544 <compile header="Device/ARM/ARMCA9/Include/ARMCA9.h" define="ARMCA9"/>
545 </device>
546 </family>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]547 </devices>
548
549
550 <apis>
Robert Rostohar6e5621b2017-06-09 12:55:56 +0200[diff] [blame]551 <!-- CMSIS Device API -->
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]552 <api Cclass="Device" Cgroup="IRQ Controller" Capiversion="1.0.0" exclusive="1">
553 <description>Device interrupt controller interface</description>
554 <files>
555 <file category="header" name="CMSIS/Core_A/Include/irq_ctrl.h"/>
556 </files>
557 </api>
Robert Rostohar6e5621b2017-06-09 12:55:56 +0200[diff] [blame]558 <api Cclass="Device" Cgroup="OS Tick" Capiversion="1.0.0" exclusive="1">
Robert Rostoharaeb6dd52017-06-09 14:17:43 +0200[diff] [blame]559 <description>RTOS Kernel system tick timer interface</description>
Robert Rostohar6e5621b2017-06-09 12:55:56 +0200[diff] [blame]560 <files>
561 <file category="header" name="CMSIS/RTOS2/Include/os_tick.h"/>
562 </files>
563 </api>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]564 <!-- CMSIS-RTOS API -->
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]565 <api Cclass="CMSIS" Cgroup="RTOS" Capiversion="1.0.0" exclusive="1">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]566 <description>CMSIS-RTOS API for Cortex-M, SC000, and SC300</description>
567 <files>
568 <file category="doc" name="CMSIS/Documentation/RTOS/html/index.html"/>
569 </files>
570 </api>
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]571 <api Cclass="CMSIS" Cgroup="RTOS2" Capiversion="2.1.1" exclusive="1">
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]572 <description>CMSIS-RTOS API for Cortex-M, SC000, and SC300</description>
573 <files>
574 <file category="doc" name="CMSIS/Documentation/RTOS2/html/index.html"/>
Robert Rostohar0a364052017-01-25 12:35:54 +0100[diff] [blame]575 <file category="header" name="CMSIS/RTOS2/Include/cmsis_os2.h"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]576 </files>
577 </api>
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]578 <!-- CMSIS Driver API -->
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]579 <api Cclass="CMSIS Driver" Cgroup="USART" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]580 <description>USART Driver API for Cortex-M</description>
581 <files>
582 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usart__interface__gr.html" />
583 <file category="header" name="CMSIS/Driver/Include/Driver_USART.h" />
584 </files>
585 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]586 <api Cclass="CMSIS Driver" Cgroup="SPI" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]587 <description>SPI Driver API for Cortex-M</description>
588 <files>
589 <file category="doc" name="CMSIS/Documentation/Driver/html/group__spi__interface__gr.html" />
590 <file category="header" name="CMSIS/Driver/Include/Driver_SPI.h" />
591 </files>
592 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]593 <api Cclass="CMSIS Driver" Cgroup="SAI" Capiversion="1.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]594 <description>SAI Driver API for Cortex-M</description>
595 <files>
596 <file category="doc" name="CMSIS/Documentation/Driver/html/group__sai__interface__gr.html"/>
597 <file category="header" name="CMSIS/Driver/Include/Driver_SAI.h" />
598 </files>
599 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]600 <api Cclass="CMSIS Driver" Cgroup="I2C" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]601 <description>I2C Driver API for Cortex-M</description>
602 <files>
603 <file category="doc" name="CMSIS/Documentation/Driver/html/group__i2c__interface__gr.html"/>
604 <file category="header" name="CMSIS/Driver/Include/Driver_I2C.h" />
605 </files>
606 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]607 <api Cclass="CMSIS Driver" Cgroup="CAN" Capiversion="1.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]608 <description>CAN Driver API for Cortex-M</description>
609 <files>
610 <file category="doc" name="CMSIS/Documentation/Driver/html/group__can__interface__gr.html"/>
611 <file category="header" name="CMSIS/Driver/Include/Driver_CAN.h" />
612 </files>
613 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]614 <api Cclass="CMSIS Driver" Cgroup="Flash" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]615 <description>Flash Driver API for Cortex-M</description>
616 <files>
617 <file category="doc" name="CMSIS/Documentation/Driver/html/group__flash__interface__gr.html" />
618 <file category="header" name="CMSIS/Driver/Include/Driver_Flash.h" />
619 </files>
620 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]621 <api Cclass="CMSIS Driver" Cgroup="MCI" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]622 <description>MCI Driver API for Cortex-M</description>
623 <files>
624 <file category="doc" name="CMSIS/Documentation/Driver/html/group__mci__interface__gr.html" />
625 <file category="header" name="CMSIS/Driver/Include/Driver_MCI.h" />
626 </files>
627 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]628 <api Cclass="CMSIS Driver" Cgroup="NAND" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]629 <description>NAND Flash Driver API for Cortex-M</description>
630 <files>
631 <file category="doc" name="CMSIS/Documentation/Driver/html/group__nand__interface__gr.html" />
632 <file category="header" name="CMSIS/Driver/Include/Driver_NAND.h" />
633 </files>
634 </api>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]635 <api Cclass="CMSIS Driver" Cgroup="Ethernet" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]636 <description>Ethernet MAC and PHY Driver API for Cortex-M</description>
637 <files>
638 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__interface__gr.html" />
639 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_MAC.h" />
640 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_PHY.h" />
641 </files>
642 </api>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]643 <api Cclass="CMSIS Driver" Cgroup="Ethernet MAC" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]644 <description>Ethernet MAC Driver API for Cortex-M</description>
645 <files>
646 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__mac__interface__gr.html" />
647 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_MAC.h" />
648 </files>
649 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]650 <api Cclass="CMSIS Driver" Cgroup="Ethernet PHY" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]651 <description>Ethernet PHY Driver API for Cortex-M</description>
652 <files>
653 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__phy__interface__gr.html" />
654 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_PHY.h" />
655 </files>
656 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]657 <api Cclass="CMSIS Driver" Cgroup="USB Device" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]658 <description>USB Device Driver API for Cortex-M</description>
659 <files>
660 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usbd__interface__gr.html" />
661 <file category="header" name="CMSIS/Driver/Include/Driver_USBD.h" />
662 </files>
663 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]664 <api Cclass="CMSIS Driver" Cgroup="USB Host" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]665 <description>USB Host Driver API for Cortex-M</description>
666 <files>
667 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usbh__interface__gr.html" />
668 <file category="header" name="CMSIS/Driver/Include/Driver_USBH.h" />
669 </files>
670 </api>
671 </apis>
672
673 <!-- conditions are dependency rules that can apply to a component or an individual file -->
674 <conditions>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]675 <!-- compiler -->
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]676 <condition id="ARMCC6">
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]677 <accept Tcompiler="ARMCC" Toptions="AC6"/>
678 <accept Tcompiler="ARMCC" Toptions="AC6LTO"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]679 </condition>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]680 <condition id="ARMCC5">
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]681 <require Tcompiler="ARMCC" Toptions="AC5"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]682 </condition>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]683 <condition id="ARMCC">
684 <require Tcompiler="ARMCC"/>
685 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]686 <condition id="GCC">
687 <require Tcompiler="GCC"/>
688 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]689 <condition id="IAR">
690 <require Tcompiler="IAR"/>
691 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]692 <condition id="ARMCC GCC">
693 <accept Tcompiler="ARMCC"/>
694 <accept Tcompiler="GCC"/>
695 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]696 <condition id="ARMCC GCC IAR">
697 <accept Tcompiler="ARMCC"/>
698 <accept Tcompiler="GCC"/>
699 <accept Tcompiler="IAR"/>
700 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]701
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]702 <!-- ARM architecture -->
703 <condition id="ARMv6-M Device">
704 <description>ARMv6-M architecture based device</description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]705 <accept Dcore="Cortex-M0"/>
706 <accept Dcore="Cortex-M0+"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]707 <accept Dcore="SC000"/>
708 </condition>
709 <condition id="ARMv7-M Device">
710 <description>ARMv7-M architecture based device</description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]711 <accept Dcore="Cortex-M3"/>
712 <accept Dcore="Cortex-M4"/>
713 <accept Dcore="Cortex-M7"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]714 <accept Dcore="SC300"/>
715 </condition>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]716 <condition id="ARMv8-M Device">
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]717 <description>ARMv8-M architecture based device</description>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]718 <accept Dcore="ARMV8MBL"/>
719 <accept Dcore="ARMV8MML"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]720 <accept Dcore="Cortex-M23"/>
721 <accept Dcore="Cortex-M33"/>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]722 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]723 <condition id="ARMv8-M TZ Device">
724 <description>ARMv8-M architecture based device with TrustZone</description>
725 <require condition="ARMv8-M Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]726 <require Dtz="TZ"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]727 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]728 <condition id="ARMv6_7-M Device">
729 <description>ARMv6_7-M architecture based device</description>
730 <accept condition="ARMv6-M Device"/>
731 <accept condition="ARMv7-M Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]732 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]733 <condition id="ARMv6_7_8-M Device">
734 <description>ARMv6_7_8-M architecture based device</description>
735 <accept condition="ARMv6-M Device"/>
736 <accept condition="ARMv7-M Device"/>
737 <accept condition="ARMv8-M Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]738 </condition>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]739 <condition id="ARMv7-A Device">
740 <description>ARMv7-A architecture based device</description>
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]741 <accept Dcore="Cortex-A5"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]742 <accept Dcore="Cortex-A7"/>
743 <accept Dcore="Cortex-A9"/>
744 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]745
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]746 <!-- ARM core -->
747 <condition id="CM0">
748 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device</description>
749 <accept Dcore="Cortex-M0"/>
750 <accept Dcore="Cortex-M0+"/>
751 <accept Dcore="SC000"/>
752 </condition>
753 <condition id="CM3">
754 <description>Cortex-M3 or SC300 processor based device</description>
755 <accept Dcore="Cortex-M3"/>
756 <accept Dcore="SC300"/>
757 </condition>
758 <condition id="CM4">
759 <description>Cortex-M4 processor based device</description>
760 <require Dcore="Cortex-M4" Dfpu="NO_FPU"/>
761 </condition>
762 <condition id="CM4_FP">
763 <description>Cortex-M4 processor based device using Floating Point Unit</description>
764 <require Dcore="Cortex-M4" Dfpu="FPU"/>
765 </condition>
766 <condition id="CM7">
767 <description>Cortex-M7 processor based device</description>
768 <require Dcore="Cortex-M7" Dfpu="NO_FPU"/>
769 </condition>
770 <condition id="CM7_FP">
771 <description>Cortex-M7 processor based device using Floating Point Unit</description>
772 <accept Dcore="Cortex-M7" Dfpu="SP_FPU"/>
773 <accept Dcore="Cortex-M7" Dfpu="DP_FPU"/>
774 </condition>
775 <condition id="CM7_SP">
776 <description>Cortex-M7 processor based device using Floating Point Unit (SP)</description>
777 <require Dcore="Cortex-M7" Dfpu="SP_FPU"/>
778 </condition>
779 <condition id="CM7_DP">
780 <description>Cortex-M7 processor based device using Floating Point Unit (DP)</description>
781 <require Dcore="Cortex-M7" Dfpu="DP_FPU"/>
782 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]783 <condition id="CM23">
784 <description>Cortex-M23 processor based device</description>
785 <require Dcore="Cortex-M23"/>
786 </condition>
787 <condition id="CM33">
788 <description>Cortex-M33 processor based device</description>
789 <require Dcore="Cortex-M33" Dfpu="NO_FPU"/>
790 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]791 <condition id="CM33_FP">
792 <description>Cortex-M33 processor based device using Floating Point Unit</description>
793 <require Dcore="Cortex-M33" Dfpu="SP_FPU"/>
794 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]795 <condition id="ARMv8MBL">
796 <description>ARMv8-M Baseline processor based device</description>
797 <require Dcore="ARMV8MBL"/>
798 </condition>
799 <condition id="ARMv8MML">
800 <description>ARMv8-M Mainline processor based device</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]801 <require Dcore="ARMV8MML" Dfpu="NO_FPU"/>
802 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]803 <condition id="ARMv8MML_FP">
804 <description>ARMv8-M Mainline processor based device using Floating Point Unit</description>
805 <accept Dcore="ARMV8MML" Dfpu="SP_FPU"/>
806 <accept Dcore="ARMV8MML" Dfpu="DP_FPU"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]807 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]808
809 <condition id="CM33_NODSP_NOFPU">
810 <description>CM33, no DSP, no FPU</description>
811 <require Dcore="Cortex-M33" Ddsp="NO_DSP" Dfpu="NO_FPU"/>
812 </condition>
813 <condition id="CM33_DSP_NOFPU">
814 <description>CM33, DSP, no FPU</description>
815 <require Dcore="Cortex-M33" Ddsp="DSP" Dfpu="NO_FPU"/>
816 </condition>
817 <condition id="CM33_NODSP_SP">
818 <description>CM33, no DSP, SP FPU</description>
819 <require Dcore="Cortex-M33" Ddsp="NO_DSP" Dfpu="SP_FPU"/>
820 </condition>
821 <condition id="CM33_DSP_SP">
822 <description>CM33, DSP, SP FPU</description>
823 <require Dcore="Cortex-M33" Ddsp="DSP" Dfpu="SP_FPU"/>
824 </condition>
825
826 <condition id="ARMv8MML_NODSP_NOFPU">
827 <description>ARMv8MML, no DSP, no FPU</description>
828 <require Dcore="ARMV8MML" Ddsp="NO_DSP" Dfpu="NO_FPU"/>
829 </condition>
830 <condition id="ARMv8MML_DSP_NOFPU">
831 <description>ARMv8MML, DSP, no FPU</description>
832 <require Dcore="ARMV8MML" Ddsp="DSP" Dfpu="NO_FPU"/>
833 </condition>
834 <condition id="ARMv8MML_NODSP_SP">
835 <description>ARMv8MML, no DSP, SP FPU</description>
836 <require Dcore="ARMV8MML" Ddsp="NO_DSP" Dfpu="SP_FPU"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]837 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]838 <condition id="ARMv8MML_DSP_SP">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]839 <description>ARMv8MML, DSP, SP FPU</description>
840 <require Dcore="ARMV8MML" Ddsp="DSP" Dfpu="SP_FPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]841 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]842
Vladimir Umekbed07592017-06-14 14:35:26 +0200[diff] [blame]843 <condition id="CA5_CA9">
844 <description>Cortex-A5 or Cortex-A9 processor based device</description>
845 <accept Dcore="Cortex-A5"/>
846 <accept Dcore="Cortex-A9"/>
847 </condition>
848
Daniel Brondani650abfe2017-07-24 15:35:57 +0200[diff] [blame]849 <condition id="CA7">
850 <description>Cortex-A7 processor based device</description>
851 <accept Dcore="Cortex-A7"/>
852 </condition>
853
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]854 <!-- ARMCC compiler -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]855 <condition id="CA_ARMCC5">
856 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the ARM Compiler 5</description>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]857 <require condition="ARMv7-A Device"/>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]858 <require condition="ARMCC5"/>
Jonatan Antoni41e74d52017-04-21 14:42:00 +0200[diff] [blame]859 </condition>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]860 <condition id="CA_ARMCC6">
Jonatan Antoni41e74d52017-04-21 14:42:00 +0200[diff] [blame]861 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the ARM Compiler 6</description>
862 <require condition="ARMv7-A Device"/>
863 <require condition="ARMCC6"/>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]864 </condition>
865
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]866 <condition id="CM0_ARMCC">
867 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the ARM Compiler</description>
868 <require condition="CM0"/>
869 <require Tcompiler="ARMCC"/>
870 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]871 <condition id="CM0_LE_ARMCC">
872 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]873 <require condition="CM0_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]874 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]875 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]876 <condition id="CM0_BE_ARMCC">
877 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]878 <require condition="CM0_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]879 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]880 </condition>
881
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]882 <condition id="CM3_ARMCC">
883 <description>Cortex-M3 or SC300 processor based device for the ARM Compiler</description>
884 <require condition="CM3"/>
885 <require Tcompiler="ARMCC"/>
886 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]887 <condition id="CM3_LE_ARMCC">
888 <description>Cortex-M3 or SC300 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]889 <require condition="CM3_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]890 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]891 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]892 <condition id="CM3_BE_ARMCC">
893 <description>Cortex-M3 or SC300 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]894 <require condition="CM3_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]895 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]896 </condition>
897
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]898 <condition id="CM4_ARMCC">
899 <description>Cortex-M4 processor based device for the ARM Compiler</description>
900 <require condition="CM4"/>
901 <require Tcompiler="ARMCC"/>
902 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]903 <condition id="CM4_LE_ARMCC">
904 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]905 <require condition="CM4_ARMCC"/>
906 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]907 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]908 <condition id="CM4_BE_ARMCC">
909 <description>Cortex-M4 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]910 <require condition="CM4_ARMCC"/>
911 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]912 </condition>
913
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]914 <condition id="CM4_FP_ARMCC">
915 <description>Cortex-M4 processor based device using Floating Point Unit for the ARM Compiler</description>
916 <require condition="CM4_FP"/>
917 <require Tcompiler="ARMCC"/>
918 </condition>
919 <condition id="CM4_FP_LE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]920 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]921 <require condition="CM4_FP_ARMCC"/>
922 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]923 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]924 <condition id="CM4_FP_BE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]925 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]926 <require condition="CM4_FP_ARMCC"/>
927 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]928 </condition>
929
930 <!-- XMC 4000 Series devices from Infineon require a special library -->
931 <condition id="CM4_LE_ARMCC_STD">
932 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler without Infineon devices</description>
933 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian"/>
934 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
935 <require Tcompiler="ARMCC"/>
936 </condition>
937 <condition id="CM4_LE_ARMCC_IFX">
938 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler and Infineon devices</description>
939 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
940 <require Tcompiler="ARMCC"/>
941 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]942 <condition id="CM4_FP_LE_ARMCC_STD">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]943 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler without Infineon devices</description>
944 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian"/>
945 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
946 <require Tcompiler="ARMCC"/>
947 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]948 <condition id="CM4_FP_LE_ARMCC_IFX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]949 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler and Infineon devices</description>
950 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
951 <require Tcompiler="ARMCC"/>
952 </condition>
953
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]954 <condition id="CM7_ARMCC">
955 <description>Cortex-M7 processor based device for the ARM Compiler</description>
956 <require condition="CM7"/>
957 <require Tcompiler="ARMCC"/>
958 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]959 <condition id="CM7_LE_ARMCC">
960 <description>Cortex-M7 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]961 <require condition="CM7_ARMCC"/>
962 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]963 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]964 <condition id="CM7_BE_ARMCC">
965 <description>Cortex-M7 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]966 <require condition="CM7_ARMCC"/>
967 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]968 </condition>
969
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]970 <condition id="CM7_FP_ARMCC">
971 <description>Cortex-M7 processor based device using Floating Point Unit for the ARM Compiler</description>
972 <require condition="CM7_FP"/>
973 <require Tcompiler="ARMCC"/>
974 </condition>
975 <condition id="CM7_FP_LE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]976 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]977 <require condition="CM7_FP_ARMCC"/>
978 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]979 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]980 <condition id="CM7_FP_BE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]981 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]982 <require condition="CM7_FP_ARMCC"/>
983 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]984 </condition>
985
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]986 <condition id="CM7_SP_ARMCC">
987 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the ARM Compiler</description>
988 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]989 <require Tcompiler="ARMCC"/>
990 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]991 <condition id="CM7_SP_LE_ARMCC">
992 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the ARM Compiler</description>
993 <require condition="CM7_SP_ARMCC"/>
994 <require Dendian="Little-endian"/>
995 </condition>
996 <condition id="CM7_SP_BE_ARMCC">
997 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the ARM Compiler</description>
998 <require condition="CM7_SP_ARMCC"/>
999 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1000 </condition>
1001
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1002 <condition id="CM7_DP_ARMCC">
1003 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the ARM Compiler</description>
1004 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1005 <require Tcompiler="ARMCC"/>
1006 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1007 <condition id="CM7_DP_LE_ARMCC">
1008 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the ARM Compiler</description>
1009 <require condition="CM7_DP_ARMCC"/>
1010 <require Dendian="Little-endian"/>
1011 </condition>
1012 <condition id="CM7_DP_BE_ARMCC">
1013 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the ARM Compiler</description>
1014 <require condition="CM7_DP_ARMCC"/>
1015 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1016 </condition>
1017
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1018 <condition id="CM23_ARMCC">
1019 <description>Cortex-M23 processor based device for the ARM Compiler</description>
1020 <require condition="CM23"/>
1021 <require Tcompiler="ARMCC"/>
1022 </condition>
1023 <condition id="CM23_LE_ARMCC">
1024 <description>Cortex-M23 processor based device in little endian mode for the ARM Compiler</description>
1025 <require condition="CM23_ARMCC"/>
1026 <require Dendian="Little-endian"/>
1027 </condition>
1028 <condition id="CM23_BE_ARMCC">
1029 <description>Cortex-M23 processor based device in big endian mode for the ARM Compiler</description>
1030 <require condition="CM23_ARMCC"/>
1031 <require Dendian="Big-endian"/>
1032 </condition>
1033
1034 <condition id="CM33_ARMCC">
1035 <description>Cortex-M33 processor based device for the ARM Compiler</description>
1036 <require condition="CM33"/>
1037 <require Tcompiler="ARMCC"/>
1038 </condition>
1039 <condition id="CM33_LE_ARMCC">
1040 <description>Cortex-M33 processor based device in little endian mode for the ARM Compiler</description>
1041 <require condition="CM33_ARMCC"/>
1042 <require Dendian="Little-endian"/>
1043 </condition>
1044 <condition id="CM33_BE_ARMCC">
1045 <description>Cortex-M33 processor based device in big endian mode for the ARM Compiler</description>
1046 <require condition="CM33_ARMCC"/>
1047 <require Dendian="Big-endian"/>
1048 </condition>
1049
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1050 <condition id="CM33_FP_ARMCC">
1051 <description>Cortex-M33 processor based device using Floating Point Unit for the ARM Compiler</description>
1052 <require condition="CM33_FP"/>
1053 <require Tcompiler="ARMCC"/>
1054 </condition>
1055 <condition id="CM33_FP_LE_ARMCC">
1056 <description>Cortex-M33 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
1057 <require condition="CM33_FP_ARMCC"/>
1058 <require Dendian="Little-endian"/>
1059 </condition>
1060 <condition id="CM33_FP_BE_ARMCC">
1061 <description>Cortex-M33 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
1062 <require condition="CM33_FP_ARMCC"/>
1063 <require Dendian="Big-endian"/>
1064 </condition>
1065
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1066 <condition id="CM33_NODSP_NOFPU_ARMCC">
1067 <description>CM33, no DSP, no FPU, ARM Compiler</description>
1068 <require condition="CM33_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1069 <require Tcompiler="ARMCC"/>
1070 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1071 <condition id="CM33_DSP_NOFPU_ARMCC">
1072 <description>CM33, DSP, no FPU, ARM Compiler</description>
1073 <require condition="CM33_DSP_NOFPU"/>
1074 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1075 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1076 <condition id="CM33_NODSP_SP_ARMCC">
1077 <description>CM33, no DSP, SP FPU, ARM Compiler</description>
1078 <require condition="CM33_NODSP_SP"/>
1079 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1080 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1081 <condition id="CM33_DSP_SP_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1082 <description>CM33, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1083 <require condition="CM33_DSP_SP"/>
1084 <require Tcompiler="ARMCC"/>
1085 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1086 <condition id="CM33_NODSP_NOFPU_LE_ARMCC">
1087 <description>CM33, little endian, no DSP, no FPU, ARM Compiler</description>
1088 <require condition="CM33_NODSP_NOFPU_ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1089 <require Dendian="Little-endian"/>
1090 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1091 <condition id="CM33_DSP_NOFPU_LE_ARMCC">
1092 <description>CM33, little endian, DSP, no FPU, ARM Compiler</description>
1093 <require condition="CM33_DSP_NOFPU_ARMCC"/>
1094 <require Dendian="Little-endian"/>
1095 </condition>
1096 <condition id="CM33_NODSP_SP_LE_ARMCC">
1097 <description>CM33, little endian, no DSP, SP FPU, ARM Compiler</description>
1098 <require condition="CM33_NODSP_SP_ARMCC"/>
1099 <require Dendian="Little-endian"/>
1100 </condition>
1101 <condition id="CM33_DSP_SP_LE_ARMCC">
1102 <description>CM33, little endian, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1103 <require condition="CM33_DSP_SP_ARMCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1104 <require Dendian="Little-endian"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1105 </condition>
1106
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1107 <condition id="ARMv8MBL_ARMCC">
1108 <description>ARMv8-M Baseline processor based device for the ARM Compiler</description>
1109 <require condition="ARMv8MBL"/>
1110 <require Tcompiler="ARMCC"/>
1111 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1112 <condition id="ARMv8MBL_LE_ARMCC">
1113 <description>ARMv8-M Baseline processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1114 <require condition="ARMv8MBL_ARMCC"/>
1115 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1116 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1117 <condition id="ARMv8MBL_BE_ARMCC">
1118 <description>ARMv8-M Baseline processor based device in big endian mode for the ARM Compiler</description>
1119 <require condition="ARMv8MBL_ARMCC"/>
1120 <require Dendian="Big-endian"/>
1121 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1122
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1123 <condition id="ARMv8MML_ARMCC">
1124 <description>ARMv8-M Mainline processor based device for the ARM Compiler</description>
1125 <require condition="ARMv8MML"/>
1126 <require Tcompiler="ARMCC"/>
1127 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1128 <condition id="ARMv8MML_LE_ARMCC">
1129 <description>ARMv8-M Mainline processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1130 <require condition="ARMv8MML_ARMCC"/>
1131 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1132 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1133 <condition id="ARMv8MML_BE_ARMCC">
1134 <description>ARMv8-M Mainline processor based device in big endian mode for the ARM Compiler</description>
1135 <require condition="ARMv8MML_ARMCC"/>
1136 <require Dendian="Big-endian"/>
1137 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1138
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1139 <condition id="ARMv8MML_FP_ARMCC">
1140 <description>ARMv8-M Mainline processor based device using Floating Point Unit for the ARM Compiler</description>
1141 <require condition="ARMv8MML_FP"/>
1142 <require Tcompiler="ARMCC"/>
1143 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1144 <condition id="ARMv8MML_FP_LE_ARMCC">
1145 <description>ARMv8-M Mainline processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1146 <require condition="ARMv8MML_FP_ARMCC"/>
1147 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1148 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1149 <condition id="ARMv8MML_FP_BE_ARMCC">
1150 <description>ARMv8-M Mainline processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
1151 <require condition="ARMv8MML_FP_ARMCC"/>
1152 <require Dendian="Big-endian"/>
1153 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1154
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1155 <condition id="ARMv8MML_NODSP_NOFPU_ARMCC">
1156 <description>ARMv8MML, no DSP, no FPU, ARM Compiler</description>
1157 <require condition="ARMv8MML_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1158 <require Tcompiler="ARMCC"/>
1159 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1160 <condition id="ARMv8MML_DSP_NOFPU_ARMCC">
1161 <description>ARMv8MML, DSP, no FPU, ARM Compiler</description>
1162 <require condition="ARMv8MML_DSP_NOFPU"/>
1163 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1164 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1165 <condition id="ARMv8MML_NODSP_SP_ARMCC">
1166 <description>ARMv8MML, no DSP, SP FPU, ARM Compiler</description>
1167 <require condition="ARMv8MML_NODSP_SP"/>
1168 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1169 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1170 <condition id="ARMv8MML_DSP_SP_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1171 <description>ARMv8MML, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1172 <require condition="ARMv8MML_DSP_SP"/>
1173 <require Tcompiler="ARMCC"/>
1174 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1175 <condition id="ARMv8MML_NODSP_NOFPU_LE_ARMCC">
1176 <description>ARMv8MML, little endian, no DSP, no FPU, ARM Compiler</description>
1177 <require condition="ARMv8MML_NODSP_NOFPU_ARMCC"/>
1178 <require Dendian="Little-endian"/>
1179 </condition>
1180 <condition id="ARMv8MML_DSP_NOFPU_LE_ARMCC">
1181 <description>ARMv8MML, little endian, DSP, no FPU, ARM Compiler</description>
1182 <require condition="ARMv8MML_DSP_NOFPU_ARMCC"/>
1183 <require Dendian="Little-endian"/>
1184 </condition>
1185 <condition id="ARMv8MML_NODSP_SP_LE_ARMCC">
1186 <description>ARMv8MML, little endian, no DSP, SP FPU, ARM Compiler</description>
1187 <require condition="ARMv8MML_NODSP_SP_ARMCC"/>
1188 <require Dendian="Little-endian"/>
1189 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1190 <condition id="ARMv8MML_DSP_SP_LE_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1191 <description>ARMv8MML, little endian, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1192 <require condition="ARMv8MML_DSP_SP_ARMCC"/>
1193 <require Dendian="Little-endian"/>
1194 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1195
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1196 <!-- GCC compiler -->
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1197 <condition id="CA_GCC">
1198 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the GCC Compiler</description>
1199 <require condition="ARMv7-A Device"/>
1200 <require Tcompiler="GCC"/>
1201 </condition>
1202
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1203 <condition id="CM0_GCC">
1204 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the GCC Compiler</description>
1205 <require condition="CM0"/>
1206 <require Tcompiler="GCC"/>
1207 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1208 <condition id="CM0_LE_GCC">
1209 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1210 <require condition="CM0_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1211 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1212 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1213 <condition id="CM0_BE_GCC">
1214 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1215 <require condition="CM0_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1216 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1217 </condition>
1218
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1219 <condition id="CM3_GCC">
1220 <description>Cortex-M3 or SC300 processor based device for the GCC Compiler</description>
1221 <require condition="CM3"/>
1222 <require Tcompiler="GCC"/>
1223 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1224 <condition id="CM3_LE_GCC">
1225 <description>Cortex-M3 or SC300 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1226 <require condition="CM3_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1227 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1228 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1229 <condition id="CM3_BE_GCC">
1230 <description>Cortex-M3 or SC300 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1231 <require condition="CM3_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1232 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1233 </condition>
1234
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1235 <condition id="CM4_GCC">
1236 <description>Cortex-M4 processor based device for the GCC Compiler</description>
1237 <require condition="CM4"/>
1238 <require Tcompiler="GCC"/>
1239 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1240 <condition id="CM4_LE_GCC">
1241 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1242 <require condition="CM4_GCC"/>
1243 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1244 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1245 <condition id="CM4_BE_GCC">
1246 <description>Cortex-M4 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1247 <require condition="CM4_GCC"/>
1248 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1249 </condition>
1250
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1251 <condition id="CM4_FP_GCC">
1252 <description>Cortex-M4 processor based device using Floating Point Unit for the GCC Compiler</description>
1253 <require condition="CM4_FP"/>
1254 <require Tcompiler="GCC"/>
1255 </condition>
1256 <condition id="CM4_FP_LE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1257 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1258 <require condition="CM4_FP_GCC"/>
1259 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1260 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1261 <condition id="CM4_FP_BE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1262 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1263 <require condition="CM4_FP_GCC"/>
1264 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1265 </condition>
1266
1267 <!-- XMC 4000 Series devices from Infineon require a special library -->
1268 <condition id="CM4_LE_GCC_STD">
1269 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler without Infineon devices</description>
1270 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian"/>
1271 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
1272 <require Tcompiler="GCC"/>
1273 </condition>
1274 <condition id="CM4_LE_GCC_IFX">
1275 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler and Infineon devices</description>
1276 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
1277 <require Tcompiler="GCC"/>
1278 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1279 <condition id="CM4_FP_LE_GCC_STD">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1280 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler without Infineon devices</description>
1281 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian"/>
1282 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
1283 <require Tcompiler="GCC"/>
1284 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1285 <condition id="CM4_FP_LE_GCC_IFX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1286 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler and Infineon devices</description>
1287 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
1288 <require Tcompiler="GCC"/>
1289 </condition>
1290
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1291 <condition id="CM7_GCC">
1292 <description>Cortex-M7 processor based device for the GCC Compiler</description>
1293 <require condition="CM7"/>
1294 <require Tcompiler="GCC"/>
1295 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1296 <condition id="CM7_LE_GCC">
1297 <description>Cortex-M7 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1298 <require condition="CM7_GCC"/>
1299 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1300 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1301 <condition id="CM7_BE_GCC">
1302 <description>Cortex-M7 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1303 <require condition="CM7_GCC"/>
1304 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1305 </condition>
1306
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1307 <condition id="CM7_FP_GCC">
1308 <description>Cortex-M7 processor based device using Floating Point Unit for the GCC Compiler</description>
1309 <require condition="CM7_FP"/>
1310 <require Tcompiler="GCC"/>
1311 </condition>
1312 <condition id="CM7_FP_LE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1313 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1314 <require condition="CM7_FP_GCC"/>
1315 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1316 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1317 <condition id="CM7_FP_BE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1318 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1319 <require condition="CM7_FP_GCC"/>
1320 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1321 </condition>
1322
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1323 <condition id="CM7_SP_GCC">
1324 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the GCC Compiler</description>
1325 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1326 <require Tcompiler="GCC"/>
1327 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1328 <condition id="CM7_SP_LE_GCC">
1329 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the GCC Compiler</description>
1330 <require condition="CM7_SP_GCC"/>
1331 <require Dendian="Little-endian"/>
1332 </condition>
1333 <condition id="CM7_SP_BE_GCC">
1334 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the GCC Compiler</description>
1335 <require condition="CM7_SP_GCC"/>
1336 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1337 </condition>
1338
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1339 <condition id="CM7_DP_GCC">
1340 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the GCC Compiler</description>
1341 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1342 <require Tcompiler="GCC"/>
1343 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1344 <condition id="CM7_DP_LE_GCC">
1345 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the GCC Compiler</description>
1346 <require condition="CM7_DP_GCC"/>
1347 <require Dendian="Little-endian"/>
1348 </condition>
1349 <condition id="CM7_DP_BE_GCC">
1350 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the GCC Compiler</description>
1351 <require condition="CM7_DP_GCC"/>
1352 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1353 </condition>
1354
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1355 <condition id="CM23_GCC">
1356 <description>Cortex-M23 processor based device for the GCC Compiler</description>
1357 <require condition="CM23"/>
1358 <require Tcompiler="GCC"/>
1359 </condition>
1360 <condition id="CM23_LE_GCC">
1361 <description>Cortex-M23 processor based device in little endian mode for the GCC Compiler</description>
1362 <require condition="CM23_GCC"/>
1363 <require Dendian="Little-endian"/>
1364 </condition>
1365 <condition id="CM23_BE_GCC">
1366 <description>Cortex-M23 processor based device in big endian mode for the GCC Compiler</description>
1367 <require condition="CM23_GCC"/>
1368 <require Dendian="Big-endian"/>
1369 </condition>
1370
1371 <condition id="CM33_GCC">
1372 <description>Cortex-M33 processor based device for the GCC Compiler</description>
1373 <require condition="CM33"/>
1374 <require Tcompiler="GCC"/>
1375 </condition>
1376 <condition id="CM33_LE_GCC">
1377 <description>Cortex-M33 processor based device in little endian mode for the GCC Compiler</description>
1378 <require condition="CM33_GCC"/>
1379 <require Dendian="Little-endian"/>
1380 </condition>
1381 <condition id="CM33_BE_GCC">
1382 <description>Cortex-M33 processor based device in big endian mode for the GCC Compiler</description>
1383 <require condition="CM33_GCC"/>
1384 <require Dendian="Big-endian"/>
1385 </condition>
1386
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1387 <condition id="CM33_FP_GCC">
1388 <description>Cortex-M33 processor based device using Floating Point Unit for the GCC Compiler</description>
1389 <require condition="CM33_FP"/>
1390 <require Tcompiler="GCC"/>
1391 </condition>
1392 <condition id="CM33_FP_LE_GCC">
1393 <description>Cortex-M33 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
1394 <require condition="CM33_FP_GCC"/>
1395 <require Dendian="Little-endian"/>
1396 </condition>
1397 <condition id="CM33_FP_BE_GCC">
1398 <description>Cortex-M33 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
1399 <require condition="CM33_FP_GCC"/>
1400 <require Dendian="Big-endian"/>
1401 </condition>
1402
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1403 <condition id="CM33_NODSP_NOFPU_GCC">
1404 <description>CM33, no DSP, no FPU, GCC Compiler</description>
1405 <require condition="CM33_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1406 <require Tcompiler="GCC"/>
1407 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1408 <condition id="CM33_DSP_NOFPU_GCC">
1409 <description>CM33, DSP, no FPU, GCC Compiler</description>
1410 <require condition="CM33_DSP_NOFPU"/>
1411 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1412 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1413 <condition id="CM33_NODSP_SP_GCC">
1414 <description>CM33, no DSP, SP FPU, GCC Compiler</description>
1415 <require condition="CM33_NODSP_SP"/>
1416 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1417 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1418 <condition id="CM33_DSP_SP_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1419 <description>CM33, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1420 <require condition="CM33_DSP_SP"/>
1421 <require Tcompiler="GCC"/>
1422 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1423 <condition id="CM33_NODSP_NOFPU_LE_GCC">
1424 <description>CM33, little endian, no DSP, no FPU, GCC Compiler</description>
1425 <require condition="CM33_NODSP_NOFPU_GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1426 <require Dendian="Little-endian"/>
1427 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1428 <condition id="CM33_DSP_NOFPU_LE_GCC">
1429 <description>CM33, little endian, DSP, no FPU, GCC Compiler</description>
1430 <require condition="CM33_DSP_NOFPU_GCC"/>
1431 <require Dendian="Little-endian"/>
1432 </condition>
1433 <condition id="CM33_NODSP_SP_LE_GCC">
1434 <description>CM33, little endian, no DSP, SP FPU, GCC Compiler</description>
1435 <require condition="CM33_NODSP_SP_GCC"/>
1436 <require Dendian="Little-endian"/>
1437 </condition>
1438 <condition id="CM33_DSP_SP_LE_GCC">
1439 <description>CM33, little endian, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1440 <require condition="CM33_DSP_SP_GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1441 <require Dendian="Little-endian"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1442 </condition>
1443
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1444 <condition id="ARMv8MBL_GCC">
1445 <description>ARMv8-M Baseline processor based device for the GCC Compiler</description>
1446 <require condition="ARMv8MBL"/>
1447 <require Tcompiler="GCC"/>
1448 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1449 <condition id="ARMv8MBL_LE_GCC">
1450 <description>ARMv8-M Baseline processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1451 <require condition="ARMv8MBL_GCC"/>
1452 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1453 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1454 <condition id="ARMv8MBL_BE_GCC">
1455 <description>ARMv8-M Baseline processor based device in big endian mode for the GCC Compiler</description>
1456 <require condition="ARMv8MBL_GCC"/>
1457 <require Dendian="Big-endian"/>
1458 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1459
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1460 <condition id="ARMv8MML_GCC">
1461 <description>ARMv8-M Mainline processor based device for the GCC Compiler</description>
1462 <require condition="ARMv8MML"/>
1463 <require Tcompiler="GCC"/>
1464 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1465 <condition id="ARMv8MML_LE_GCC">
1466 <description>ARMv8-M Mainline processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1467 <require condition="ARMv8MML_GCC"/>
1468 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1469 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1470 <condition id="ARMv8MML_BE_GCC">
1471 <description>ARMv8-M Mainline processor based device in big endian mode for the GCC Compiler</description>
1472 <require condition="ARMv8MML_GCC"/>
1473 <require Dendian="Big-endian"/>
1474 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1475
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1476 <condition id="ARMv8MML_FP_GCC">
1477 <description>ARMv8-M Mainline processor based device using Floating Point Unit for the GCC Compiler</description>
1478 <require condition="ARMv8MML_FP"/>
1479 <require Tcompiler="GCC"/>
1480 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1481 <condition id="ARMv8MML_FP_LE_GCC">
1482 <description>ARMv8-M Mainline processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1483 <require condition="ARMv8MML_FP_GCC"/>
1484 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1485 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1486 <condition id="ARMv8MML_FP_BE_GCC">
1487 <description>ARMv8-M Mainline processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
1488 <require condition="ARMv8MML_FP_GCC"/>
1489 <require Dendian="Big-endian"/>
1490 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1491
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1492 <condition id="ARMv8MML_NODSP_NOFPU_GCC">
1493 <description>ARMv8MML, no DSP, no FPU, GCC Compiler</description>
1494 <require condition="ARMv8MML_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1495 <require Tcompiler="GCC"/>
1496 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1497 <condition id="ARMv8MML_DSP_NOFPU_GCC">
1498 <description>ARMv8MML, DSP, no FPU, GCC Compiler</description>
1499 <require condition="ARMv8MML_DSP_NOFPU"/>
1500 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1501 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1502 <condition id="ARMv8MML_NODSP_SP_GCC">
1503 <description>ARMv8MML, no DSP, SP FPU, GCC Compiler</description>
1504 <require condition="ARMv8MML_NODSP_SP"/>
1505 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1506 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1507 <condition id="ARMv8MML_DSP_SP_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1508 <description>ARMv8MML, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1509 <require condition="ARMv8MML_DSP_SP"/>
1510 <require Tcompiler="GCC"/>
1511 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1512 <condition id="ARMv8MML_NODSP_NOFPU_LE_GCC">
1513 <description>ARMv8MML, little endian, no DSP, no FPU, GCC Compiler</description>
1514 <require condition="ARMv8MML_NODSP_NOFPU_GCC"/>
1515 <require Dendian="Little-endian"/>
1516 </condition>
1517 <condition id="ARMv8MML_DSP_NOFPU_LE_GCC">
1518 <description>ARMv8MML, little endian, DSP, no FPU, GCC Compiler</description>
1519 <require condition="ARMv8MML_DSP_NOFPU_GCC"/>
1520 <require Dendian="Little-endian"/>
1521 </condition>
1522 <condition id="ARMv8MML_NODSP_SP_LE_GCC">
1523 <description>ARMv8MML, little endian, no DSP, SP FPU, GCC Compiler</description>
1524 <require condition="ARMv8MML_NODSP_SP_GCC"/>
1525 <require Dendian="Little-endian"/>
1526 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1527 <condition id="ARMv8MML_DSP_SP_LE_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1528 <description>ARMv8MML, little endian, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1529 <require condition="ARMv8MML_DSP_SP_GCC"/>
1530 <require Dendian="Little-endian"/>
1531 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1532
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1533 <!-- IAR compiler -->
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1534 <condition id="CA_IAR">
1535 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the IAR Compiler</description>
1536 <require condition="ARMv7-A Device"/>
1537 <require Tcompiler="IAR"/>
1538 </condition>
1539
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1540 <condition id="CM0_IAR">
1541 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the IAR Compiler</description>
1542 <require condition="CM0"/>
1543 <require Tcompiler="IAR"/>
1544 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1545 <condition id="CM0_LE_IAR">
1546 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1547 <require condition="CM0_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1548 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1549 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1550 <condition id="CM0_BE_IAR">
1551 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1552 <require condition="CM0_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1553 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1554 </condition>
1555
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1556 <condition id="CM3_IAR">
1557 <description>Cortex-M3 or SC300 processor based device for the IAR Compiler</description>
1558 <require condition="CM3"/>
1559 <require Tcompiler="IAR"/>
1560 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1561 <condition id="CM3_LE_IAR">
1562 <description>Cortex-M3 or SC300 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1563 <require condition="CM3_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1564 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1565 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1566 <condition id="CM3_BE_IAR">
1567 <description>Cortex-M3 or SC300 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1568 <require condition="CM3_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1569 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1570 </condition>
1571
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1572 <condition id="CM4_IAR">
1573 <description>Cortex-M4 processor based device for the IAR Compiler</description>
1574 <require condition="CM4"/>
1575 <require Tcompiler="IAR"/>
1576 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1577 <condition id="CM4_LE_IAR">
1578 <description>Cortex-M4 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1579 <require condition="CM4_IAR"/>
1580 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1581 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1582 <condition id="CM4_BE_IAR">
1583 <description>Cortex-M4 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1584 <require condition="CM4_IAR"/>
1585 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1586 </condition>
1587
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1588 <condition id="CM4_FP_IAR">
1589 <description>Cortex-M4 processor based device using Floating Point Unit for the IAR Compiler</description>
1590 <require condition="CM4_FP"/>
1591 <require Tcompiler="IAR"/>
1592 </condition>
1593 <condition id="CM4_FP_LE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1594 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1595 <require condition="CM4_FP_IAR"/>
1596 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1597 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1598 <condition id="CM4_FP_BE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1599 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1600 <require condition="CM4_FP_IAR"/>
1601 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1602 </condition>
1603
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1604 <condition id="CM7_IAR">
1605 <description>Cortex-M7 processor based device for the IAR Compiler</description>
1606 <require condition="CM7"/>
1607 <require Tcompiler="IAR"/>
1608 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1609 <condition id="CM7_LE_IAR">
1610 <description>Cortex-M7 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1611 <require condition="CM7_IAR"/>
1612 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1613 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1614 <condition id="CM7_BE_IAR">
1615 <description>Cortex-M7 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1616 <require condition="CM7_IAR"/>
1617 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1618 </condition>
1619
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1620 <condition id="CM7_FP_IAR">
1621 <description>Cortex-M7 processor based device using Floating Point Unit for the IAR Compiler</description>
1622 <require condition="CM7_FP"/>
1623 <require Tcompiler="IAR"/>
1624 </condition>
1625 <condition id="CM7_FP_LE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1626 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1627 <require condition="CM7_FP_IAR"/>
1628 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1629 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1630 <condition id="CM7_FP_BE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1631 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1632 <require condition="CM7_FP_IAR"/>
1633 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1634 </condition>
1635
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1636 <condition id="CM7_SP_IAR">
1637 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the IAR Compiler</description>
1638 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1639 <require Tcompiler="IAR"/>
1640 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1641 <condition id="CM7_SP_LE_IAR">
1642 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the IAR Compiler</description>
1643 <require condition="CM7_SP_IAR"/>
1644 <require Dendian="Little-endian"/>
1645 </condition>
1646 <condition id="CM7_SP_BE_IAR">
1647 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the IAR Compiler</description>
1648 <require condition="CM7_SP_IAR"/>
1649 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1650 </condition>
1651
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1652 <condition id="CM7_DP_IAR">
1653 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the IAR Compiler</description>
1654 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1655 <require Tcompiler="IAR"/>
1656 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1657 <condition id="CM7_DP_LE_IAR">
1658 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the IAR Compiler</description>
1659 <require condition="CM7_DP_IAR"/>
1660 <require Dendian="Little-endian"/>
1661 </condition>
1662 <condition id="CM7_DP_BE_IAR">
1663 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the IAR Compiler</description>
1664 <require condition="CM7_DP_IAR"/>
1665 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1666 </condition>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1667
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1668 <!-- conditions selecting single devices and CMSIS Core -->
1669 <!-- used for component startup, GCC version is used for C-Startup -->
1670 <condition id="ARMCM0 CMSIS">
1671 <description>Generic ARM Cortex-M0 device startup and depends on CMSIS Core</description>
1672 <require Dvendor="ARM:82" Dname="ARMCM0"/>
1673 <require Cclass="CMSIS" Cgroup="CORE"/>
1674 </condition>
1675 <condition id="ARMCM0 CMSIS GCC">
1676 <description>Generic ARM Cortex-M0 device startup and depends on CMSIS Core requiring GCC</description>
1677 <require condition="ARMCM0 CMSIS"/>
1678 <require condition="GCC"/>
1679 </condition>
1680
1681 <condition id="ARMCM0+ CMSIS">
1682 <description>Generic ARM Cortex-M0+ device startup and depends on CMSIS Core</description>
1683 <require Dvendor="ARM:82" Dname="ARMCM0P"/>
1684 <require Cclass="CMSIS" Cgroup="CORE"/>
1685 </condition>
1686 <condition id="ARMCM0+ CMSIS GCC">
1687 <description>Generic ARM Cortex-M0+ device startup and depends CMSIS Core requiring GCC</description>
1688 <require condition="ARMCM0+ CMSIS"/>
1689 <require condition="GCC"/>
1690 </condition>
1691
1692 <condition id="ARMCM3 CMSIS">
1693 <description>Generic ARM Cortex-M3 device startup and depends on CMSIS Core</description>
1694 <require Dvendor="ARM:82" Dname="ARMCM3"/>
1695 <require Cclass="CMSIS" Cgroup="CORE"/>
1696 </condition>
1697 <condition id="ARMCM3 CMSIS GCC">
1698 <description>Generic ARM Cortex-M3 device startup and depends on CMSIS Core requiring GCC</description>
1699 <require condition="ARMCM3 CMSIS"/>
1700 <require condition="GCC"/>
1701 </condition>
1702
1703 <condition id="ARMCM4 CMSIS">
1704 <description>Generic ARM Cortex-M4 device startup and depends on CMSIS Core</description>
1705 <require Dvendor="ARM:82" Dname="ARMCM4*"/>
1706 <require Cclass="CMSIS" Cgroup="CORE"/>
1707 </condition>
1708 <condition id="ARMCM4 CMSIS GCC">
1709 <description>Generic ARM Cortex-M4 device startup and depends on CMSIS Core requiring GCC</description>
1710 <require condition="ARMCM4 CMSIS"/>
1711 <require condition="GCC"/>
1712 </condition>
1713
1714 <condition id="ARMCM7 CMSIS">
1715 <description>Generic ARM Cortex-M7 device startup and depends on CMSIS Core</description>
1716 <require Dvendor="ARM:82" Dname="ARMCM7*"/>
1717 <require Cclass="CMSIS" Cgroup="CORE"/>
1718 </condition>
1719 <condition id="ARMCM7 CMSIS GCC">
1720 <description>Generic ARM Cortex-M7 device startup and depends on CMSIS Core requiring GCC</description>
1721 <require condition="ARMCM7 CMSIS"/>
1722 <require condition="GCC"/>
1723 </condition>
1724
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1725 <condition id="ARMCM23 CMSIS">
1726 <description>Generic ARM Cortex-M23 device startup and depends on CMSIS Core</description>
1727 <require Dvendor="ARM:82" Dname="ARMCM23*"/>
1728 <require Cclass="CMSIS" Cgroup="CORE"/>
1729 </condition>
1730 <condition id="ARMCM23 CMSIS GCC">
1731 <description>Generic ARM Cortex-M23 device startup and depends on CMSIS Core requiring GCC</description>
1732 <require condition="ARMCM23 CMSIS"/>
1733 <require condition="GCC"/>
1734 </condition>
1735
1736 <condition id="ARMCM33 CMSIS">
1737 <description>Generic ARM Cortex-M33 device startup and depends on CMSIS Core</description>
1738 <require Dvendor="ARM:82" Dname="ARMCM33*"/>
1739 <require Cclass="CMSIS" Cgroup="CORE"/>
1740 </condition>
1741 <condition id="ARMCM33 CMSIS GCC">
1742 <description>Generic ARM Cortex-M33 device startup and depends on CMSIS Core requiring GCC</description>
1743 <require condition="ARMCM33 CMSIS"/>
1744 <require condition="GCC"/>
1745 </condition>
1746
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1747 <condition id="ARMSC000 CMSIS">
1748 <description>Generic ARM SC000 device startup and depends on CMSIS Core</description>
1749 <require Dvendor="ARM:82" Dname="ARMSC000"/>
1750 <require Cclass="CMSIS" Cgroup="CORE"/>
1751 </condition>
1752 <condition id="ARMSC000 CMSIS GCC">
1753 <description>Generic ARM SC000 device startup and depends on CMSIS Core requiring GCC</description>
1754 <require condition="ARMSC000 CMSIS"/>
1755 <require condition="GCC"/>
1756 </condition>
1757
1758 <condition id="ARMSC300 CMSIS">
1759 <description>Generic ARM SC300 device startup and depends on CMSIS Core</description>
1760 <require Dvendor="ARM:82" Dname="ARMSC300"/>
1761 <require Cclass="CMSIS" Cgroup="CORE"/>
1762 </condition>
1763 <condition id="ARMSC300 CMSIS GCC">
1764 <description>Generic ARM SC300 device startup and dependson CMSIS Core requiring GCC</description>
1765 <require condition="ARMSC300 CMSIS"/>
1766 <require condition="GCC"/>
1767 </condition>
1768
1769 <condition id="ARMv8MBL CMSIS">
1770 <description>Generic ARM ARMv8MBL device startup and depends on CMSIS Core</description>
1771 <require Dvendor="ARM:82" Dname="ARMv8MBL"/>
1772 <require Cclass="CMSIS" Cgroup="CORE"/>
1773 </condition>
1774 <condition id="ARMv8MBL CMSIS GCC">
1775 <description>Generic ARM ARMv8MBL device startup and depends on CMSIS Core requiring GCC</description>
1776 <require condition="ARMv8MBL CMSIS"/>
1777 <require condition="GCC"/>
1778 </condition>
1779
1780 <condition id="ARMv8MML CMSIS">
1781 <description>Generic ARM ARMv8MML device startup and depends on CMSIS Core</description>
1782 <require Dvendor="ARM:82" Dname="ARMv8MML*"/>
1783 <require Cclass="CMSIS" Cgroup="CORE"/>
1784 </condition>
1785 <condition id="ARMv8MML CMSIS GCC">
1786 <description>Generic ARM ARMv8MML device startup and depends on CMSIS Core requiring GCC</description>
1787 <require condition="ARMv8MML CMSIS"/>
1788 <require condition="GCC"/>
1789 </condition>
1790
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]1791 <condition id="ARMCA5 CMSIS">
1792 <description>Generic ARM Cortex-A5 device startup and depends on CMSIS Core</description>
1793 <require Dvendor="ARM:82" Dname="ARMCA5"/>
1794 <require Cclass="CMSIS" Cgroup="CORE"/>
1795 </condition>
1796
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1797 <condition id="ARMCA7 CMSIS">
1798 <description>Generic ARM Cortex-A7 device startup and depends on CMSIS Core</description>
1799 <require Dvendor="ARM:82" Dname="ARMCA7"/>
1800 <require Cclass="CMSIS" Cgroup="CORE"/>
1801 </condition>
1802
1803 <condition id="ARMCA9 CMSIS">
1804 <description>Generic ARM Cortex-A9 device startup and depends on CMSIS Core</description>
1805 <require Dvendor="ARM:82" Dname="ARMCA9"/>
1806 <require Cclass="CMSIS" Cgroup="CORE"/>
1807 </condition>
1808
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1809 <!-- CMSIS DSP -->
1810 <condition id="CMSIS DSP">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1811 <description>Components required for DSP</description>
1812 <require condition="ARMv6_7_8-M Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1813 <require condition="ARMCC GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1814 <require Cclass="CMSIS" Cgroup="CORE"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1815 </condition>
1816
1817 <!-- RTOS RTX -->
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1818 <condition id="RTOS RTX">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1819 <description>Components required for RTOS RTX</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1820 <require condition="ARMv6_7-M Device"/>
1821 <require condition="ARMCC GCC IAR"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1822 <require Cclass="Device" Cgroup="Startup"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1823 <deny Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1824 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1825 <condition id="RTOS RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1826 <description>Components required for RTOS RTX5</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1827 <require condition="ARMv6_7_8-M Device"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]1828 <require condition="ARMCC GCC IAR"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1829 <require Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5"/>
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1830 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1831 <condition id="RTOS2 RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1832 <description>Components required for RTOS2 RTX5</description>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]1833 <require condition="ARMv6_7_8-M Device"/>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1834 <require condition="ARMCC GCC IAR"/>
1835 <require Cclass="CMSIS" Cgroup="CORE"/>
1836 <require Cclass="Device" Cgroup="Startup"/>
1837 </condition>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]1838 <condition id="RTOS2 RTX5 v7-A">
1839 <description>Components required for RTOS2 RTX5 v7-A</description>
1840 <require condition="ARMv7-A Device"/>
1841 <require condition="ARMCC GCC IAR"/>
1842 <require Cclass="CMSIS" Cgroup="CORE"/>
1843 <require Cclass="Device" Cgroup="Startup"/>
1844 <require Cclass="Device" Cgroup="OS Tick"/>
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]1845 <require Cclass="Device" Cgroup="IRQ Controller"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]1846 </condition>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1847 <condition id="RTOS2 RTX5 Lib">
1848 <description>Components required for RTOS2 RTX5 Library</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1849 <require condition="ARMv6_7_8-M Device"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]1850 <require condition="ARMCC GCC IAR"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1851 <require Cclass="CMSIS" Cgroup="CORE"/>
1852 <require Cclass="Device" Cgroup="Startup"/>
1853 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1854 <condition id="RTOS2 RTX5 NS">
1855 <description>Components required for RTOS2 RTX5 in Non-Secure Domain</description>
1856 <require condition="ARMv8-M TZ Device"/>
1857 <require condition="ARMCC GCC"/>
1858 <require Cclass="CMSIS" Cgroup="CORE"/>
1859 <require Cclass="Device" Cgroup="Startup"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1860 </condition>
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]1861
1862 <!-- OS Tick -->
1863 <condition id="OS Tick PTIM">
1864 <description>Components required for OS Tick Private Timer</description>
1865 <require condition="CA5_CA9"/>
1866 <require Cclass="Device" Cgroup="IRQ Controller"/>
1867 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1868
Daniel Brondani650abfe2017-07-24 15:35:57 +0200[diff] [blame]1869 <condition id="OS Tick GTIM">
1870 <description>Components required for OS Tick Generic Physical Timer</description>
1871 <require condition="CA7"/>
1872 <require Cclass="Device" Cgroup="IRQ Controller"/>
1873 </condition>
1874
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1875 </conditions>
1876
1877 <components>
1878 <!-- CMSIS-Core component -->
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]1879 <component Cclass="CMSIS" Cgroup="CORE" Cversion="5.0.2" condition="ARMv6_7_8-M Device" >
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1880 <description>CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M</description>
1881 <files>
1882 <!-- CPU independent -->
1883 <file category="doc" name="CMSIS/Documentation/Core/html/index.html"/>
1884 <file category="include" name="CMSIS/Include/"/>
Robert Rostoharb2e07162016-11-04 10:43:56 +0100[diff] [blame]1885 <file category="header" name="CMSIS/Include/tz_context.h" condition="ARMv8-M TZ Device"/>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]1886 <!-- Code template -->
Robert Rostohar0e71e882016-11-16 19:03:44 +0100[diff] [blame]1887 <file category="sourceC" attr="template" condition="ARMv8-M TZ Device" name="CMSIS/Core/Template/ARMv8-M/main_s.c" version="1.1.0" select="Secure mode 'main' module for ARMv8-M"/>
Robert Rostohar71f4dcf2016-11-16 19:06:01 +0100[diff] [blame]1888 <file category="sourceC" attr="template" condition="ARMv8-M TZ Device" name="CMSIS/Core/Template/ARMv8-M/tz_context.c" version="1.1.0" select="RTOS Context Management (TrustZone for ARMv8-M)" />
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1889 </files>
1890 </component>
1891
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1892 <component Cclass="CMSIS" Cgroup="CORE" Cversion="1.0.0" condition="ARMv7-A Device" >
1893 <description>CMSIS-CORE for Cortex-A</description>
1894 <files>
1895 <!-- CPU independent -->
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]1896 <file category="doc" name="CMSIS/Documentation/Core_A/html/index.html"/>
brondanib6bdb2c2017-03-02 16:15:52 +0100[diff] [blame]1897 <file category="include" name="CMSIS/Core_A/Include/"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1898 </files>
1899 </component>
1900
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1901 <!-- CMSIS-Startup components -->
1902 <!-- Cortex-M0 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1903 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM0 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1904 <description>System and Startup for Generic ARM Cortex-M0 device</description>
1905 <files>
1906 <!-- include folder / device header file -->
1907 <file category="header" name="Device/ARM/ARMCM0/Include/ARMCM0.h"/>
1908 <!-- startup / system file -->
1909 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s" version="1.0.0" attr="config" condition="ARMCC"/>
1910 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S" version="1.0.0" attr="config" condition="GCC"/>
1911 <file category="linkerScript" name="Device/ARM/ARMCM0/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1912 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s" version="1.0.0" attr="config" condition="IAR"/>
1913 <file category="sourceC" name="Device/ARM/ARMCM0/Source/system_ARMCM0.c" version="1.0.0" attr="config"/>
1914 </files>
1915 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1916 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM0 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1917 <description>System and Startup for Generic ARM Cortex-M0 device</description>
1918 <files>
1919 <!-- include folder / device header file -->
1920 <file category="header" name="Device/ARM/ARMCM0/Include/ARMCM0.h"/>
1921 <!-- startup / system file -->
1922 <file category="sourceC" name="Device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.c" version="1.0.0" attr="config" condition="GCC"/>
1923 <file category="linkerScript" name="Device/ARM/ARMCM0/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1924 <file category="sourceC" name="Device/ARM/ARMCM0/Source/system_ARMCM0.c" version="1.0.0" attr="config"/>
1925 </files>
1926 </component>
1927
1928 <!-- Cortex-M0+ -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1929 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM0+ CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1930 <description>System and Startup for Generic ARM Cortex-M0+ device</description>
1931 <files>
1932 <!-- include folder / device header file -->
1933 <file category="header" name="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h"/>
1934 <!-- startup / system file -->
1935 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s" version="1.0.0" attr="config" condition="ARMCC"/>
1936 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S" version="1.0.0" attr="config" condition="GCC"/>
1937 <file category="linkerScript" name="Device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1938 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s" version="1.0.0" attr="config" condition="IAR"/>
1939 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c" version="1.0.0" attr="config"/>
1940 </files>
1941 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1942 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM0+ CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1943 <description>System and Startup for Generic ARM Cortex-M0+ device</description>
1944 <files>
1945 <!-- include folder / device header file -->
1946 <file category="header" name="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h"/>
1947 <!-- startup / system file -->
1948 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.c" version="1.0.0" attr="config" condition="GCC"/>
1949 <file category="linkerScript" name="Device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1950 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c" version="1.0.0" attr="config"/>
1951 </files>
1952 </component>
1953
1954 <!-- Cortex-M3 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1955 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM3 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1956 <description>System and Startup for Generic ARM Cortex-M3 device</description>
1957 <files>
1958 <!-- include folder / device header file -->
1959 <file category="header" name="Device/ARM/ARMCM3/Include/ARMCM3.h"/>
1960 <!-- startup / system file -->
1961 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s" version="1.0.0" attr="config" condition="ARMCC"/>
1962 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S" version="1.0.0" attr="config" condition="GCC"/>
1963 <file category="linkerScript" name="Device/ARM/ARMCM3/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1964 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s" version="1.0.0" attr="config" condition="IAR"/>
1965 <file category="sourceC" name="Device/ARM/ARMCM3/Source/system_ARMCM3.c" version="1.0.0" attr="config"/>
1966 </files>
1967 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1968 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM3 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1969 <description>System and Startup for Generic ARM Cortex-M3 device</description>
1970 <files>
1971 <!-- include folder / device header file -->
1972 <file category="header" name="Device/ARM/ARMCM3/Include/ARMCM3.h"/>
1973 <!-- startup / system file -->
1974 <file category="sourceC" name="Device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.c" version="1.0.0" attr="config" condition="GCC"/>
1975 <file category="linkerScript" name="Device/ARM/ARMCM3/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1976 <file category="sourceC" name="Device/ARM/ARMCM3/Source/system_ARMCM3.c" version="1.0.0" attr="config"/>
1977 </files>
1978 </component>
1979
1980 <!-- Cortex-M4 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1981 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM4 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1982 <description>System and Startup for Generic ARM Cortex-M4 device</description>
1983 <files>
1984 <!-- include folder / device header file -->
1985 <file category="include" name="Device/ARM/ARMCM4/Include/"/>
1986 <!-- startup / system file -->
1987 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s" version="1.0.0" attr="config" condition="ARMCC"/>
1988 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S" version="1.0.0" attr="config" condition="GCC"/>
1989 <file category="linkerScript" name="Device/ARM/ARMCM4/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1990 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s" version="1.0.0" attr="config" condition="IAR"/>
1991 <file category="sourceC" name="Device/ARM/ARMCM4/Source/system_ARMCM4.c" version="1.0.0" attr="config"/>
1992 </files>
1993 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1994 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM4 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1995 <description>System and Startup for Generic ARM Cortex-M4 device</description>
1996 <files>
1997 <!-- include folder / device header file -->
1998 <file category="include" name="Device/ARM/ARMCM4/Include/"/>
1999 <!-- startup / system file -->
2000 <file category="sourceC" name="Device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.c" version="1.0.0" attr="config" condition="GCC"/>
2001 <file category="linkerScript" name="Device/ARM/ARMCM4/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2002 <file category="sourceC" name="Device/ARM/ARMCM4/Source/system_ARMCM4.c" version="1.0.0" attr="config"/>
2003 </files>
2004 </component>
2005
2006 <!-- Cortex-M7 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2007 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM7 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2008 <description>System and Startup for Generic ARM Cortex-M7 device</description>
2009 <files>
2010 <!-- include folder / device header file -->
2011 <file category="include" name="Device/ARM/ARMCM7/Include/"/>
2012 <!-- startup / system file -->
2013 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s" version="1.0.0" attr="config" condition="ARMCC"/>
2014 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S" version="1.0.0" attr="config" condition="GCC"/>
2015 <file category="linkerScript" name="Device/ARM/ARMCM7/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2016 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s" version="1.0.0" attr="config" condition="IAR"/>
2017 <file category="sourceC" name="Device/ARM/ARMCM7/Source/system_ARMCM7.c" version="1.0.0" attr="config"/>
2018 </files>
2019 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2020 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM7 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2021 <description>System and Startup for Generic ARM Cortex-M7 device</description>
2022 <files>
2023 <!-- include folder / device header file -->
2024 <file category="include" name="Device/ARM/ARMCM7/Include/"/>
2025 <!-- startup / system file -->
2026 <file category="sourceC" name="Device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.c" version="1.0.0" attr="config" condition="GCC"/>
2027 <file category="linkerScript" name="Device/ARM/ARMCM7/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2028 <file category="sourceC" name="Device/ARM/ARMCM7/Source/system_ARMCM7.c" version="1.0.0" attr="config"/>
2029 </files>
2030 </component>
2031
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2032 <!-- Cortex-M23 -->
2033 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCM23 CMSIS">
2034 <description>System and Startup for Generic ARM Cortex-M23 device</description>
2035 <files>
2036 <!-- include folder / device header file -->
2037 <file category="include" name="Device/ARM/ARMCM23/Include/"/>
2038 <!-- startup / system file -->
2039 <file category="sourceAsm" name="Device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.s" version="1.0.0" attr="config" condition="ARMCC"/>
2040 <file category="sourceAsm" name="Device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S" version="1.0.0" attr="config" condition="GCC"/>
2041 <file category="linkerScript" name="Device/ARM/ARMCM23/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2042 <file category="sourceC" name="Device/ARM/ARMCM23/Source/system_ARMCM23.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
2043 <!-- SAU configuration -->
2044 <file category="header" name="Device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
2045 </files>
2046 </component>
2047 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.0" condition="ARMCM23 CMSIS GCC">
2048 <description>System and Startup for Generic ARM Cortex-M23 device</description>
2049 <files>
2050 <!-- include folder / device header file -->
2051 <file category="include" name="Device/ARM/ARMCM23/Include/"/>
2052 <!-- startup / system file -->
2053 <file category="sourceC" name="Device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.c" version="1.0.0" attr="config" condition="GCC"/>
2054 <file category="linkerScript" name="Device/ARM/ARMCM23/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2055 <file category="sourceC" name="Device/ARM/ARMCM23/Source/system_ARMCM23.c" version="1.0.0" attr="config"/>
2056 <!-- SAU configuration -->
2057 <file category="header" name="Device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
2058 </files>
2059 </component>
2060
2061 <!-- Cortex-M33 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2062 <component Cclass="Device" Cgroup="Startup" Cversion="1.1.0" condition="ARMCM33 CMSIS">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2063 <description>System and Startup for Generic ARM Cortex-M33 device</description>
2064 <files>
2065 <!-- include folder / device header file -->
2066 <file category="include" name="Device/ARM/ARMCM33/Include/"/>
2067 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2068 <file category="sourceAsm" name="Device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.s" version="1.0.0" attr="config" condition="ARMCC"/>
2069 <file category="sourceAsm" name="Device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S" version="1.0.0" attr="config" condition="GCC"/>
2070 <file category="linkerScript" name="Device/ARM/ARMCM33/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2071 <file category="sourceC" name="Device/ARM/ARMCM33/Source/system_ARMCM33.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2072 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2073 <file category="header" name="Device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2074 </files>
2075 </component>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2076 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.1.0" condition="ARMCM33 CMSIS GCC">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2077 <description>System and Startup for Generic ARM Cortex-M33 device</description>
2078 <files>
2079 <!-- include folder / device header file -->
2080 <file category="include" name="Device/ARM/ARMCM33/Include/"/>
2081 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2082 <file category="sourceC" name="Device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.c" version="1.0.0" attr="config" condition="GCC"/>
2083 <file category="linkerScript" name="Device/ARM/ARMCM33/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2084 <file category="sourceC" name="Device/ARM/ARMCM33/Source/system_ARMCM33.c" version="1.0.0" attr="config"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2085 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2086 <file category="header" name="Device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2087 </files>
2088 </component>
2089
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2090 <!-- Cortex-SC000 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2091 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMSC000 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2092 <description>System and Startup for Generic ARM SC000 device</description>
2093 <files>
2094 <!-- include folder / device header file -->
2095 <file category="header" name="Device/ARM/ARMSC000/Include/ARMSC000.h"/>
2096 <!-- startup / system file -->
2097 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s" version="1.0.0" attr="config" condition="ARMCC"/>
2098 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S" version="1.0.0" attr="config" condition="GCC"/>
2099 <file category="linkerScript" name="Device/ARM/ARMSC000/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2100 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s" version="1.0.0" attr="config" condition="IAR"/>
2101 <file category="sourceC" name="Device/ARM/ARMSC000/Source/system_ARMSC000.c" version="1.0.0" attr="config"/>
2102 </files>
2103 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2104 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMSC000 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2105 <description>System and Startup for Generic ARM SC000 device</description>
2106 <files>
2107 <!-- include folder / device header file -->
2108 <file category="header" name="Device/ARM/ARMSC000/Include/ARMSC000.h"/>
2109 <!-- startup / system file -->
2110 <file category="sourceC" name="Device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.c" version="1.0.0" attr="config" condition="GCC"/>
2111 <file category="linkerScript" name="Device/ARM/ARMSC000/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2112 <file category="sourceC" name="Device/ARM/ARMSC000/Source/system_ARMSC000.c" version="1.0.0" attr="config"/>
2113 </files>
2114 </component>
2115
2116 <!-- Cortex-SC300 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2117 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMSC300 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2118 <description>System and Startup for Generic ARM SC300 device</description>
2119 <files>
2120 <!-- include folder / device header file -->
2121 <file category="header" name="Device/ARM/ARMSC300/Include/ARMSC300.h"/>
2122 <!-- startup / system file -->
2123 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s" version="1.0.0" attr="config" condition="ARMCC"/>
2124 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S" version="1.0.0" attr="config" condition="GCC"/>
2125 <file category="linkerScript" name="Device/ARM/ARMSC300/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2126 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s" version="1.0.0" attr="config" condition="IAR"/>
2127 <file category="sourceC" name="Device/ARM/ARMSC300/Source/system_ARMSC300.c" version="1.0.0" attr="config"/>
2128 </files>
2129 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2130 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMSC300 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2131 <description>System and Startup for Generic ARM SC300 device</description>
2132 <files>
2133 <!-- include folder / device header file -->
2134 <file category="header" name="Device/ARM/ARMSC300/Include/ARMSC300.h"/>
2135 <!-- startup / system file -->
2136 <file category="sourceC" name="Device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.c" version="1.0.0" attr="config" condition="GCC"/>
2137 <file category="linkerScript" name="Device/ARM/ARMSC300/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2138 <file category="sourceC" name="Device/ARM/ARMSC300/Source/system_ARMSC300.c" version="1.0.0" attr="config"/>
2139 </files>
2140 </component>
2141
2142 <!-- ARMv8MBL -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2143 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMv8MBL CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2144 <description>System and Startup for Generic ARM ARMv8MBL device</description>
2145 <files>
2146 <!-- include folder / device header file -->
2147 <file category="include" name="Device/ARM/ARMv8MBL/Include/"/>
2148 <!-- startup / system file -->
2149 <file category="sourceAsm" name="Device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.s" version="1.0.0" attr="config" condition="ARMCC"/>
2150 <file category="sourceAsm" name="Device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S" version="1.0.0" attr="config" condition="GCC"/>
2151 <file category="linkerScript" name="Device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2152 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
2153 <!-- SAU configuration -->
2154 <file category="header" name="Device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h" version="1.0.0" attr="config"/>
2155 </files>
2156 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2157 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.0" condition="ARMv8MBL CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2158 <description>System and Startup for Generic ARM ARMv8MBL device</description>
2159 <files>
2160 <!-- include folder / device header file -->
2161 <file category="include" name="Device/ARM/ARMv8MBL/Include/"/>
2162 <!-- startup / system file -->
2163 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.c" version="1.0.0" attr="config" condition="GCC"/>
2164 <file category="linkerScript" name="Device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2165 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c" version="1.0.0" attr="config"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2166 <!-- SAU configuration -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2167 <file category="header" name="Device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2168 </files>
2169 </component>
2170
2171 <!-- ARMv8MML -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2172 <component Cclass="Device" Cgroup="Startup" Cversion="1.1.0" condition="ARMv8MML CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2173 <description>System and Startup for Generic ARM ARMv8MML device</description>
2174 <files>
2175 <!-- include folder / device header file -->
2176 <file category="include" name="Device/ARM/ARMv8MML/Include/"/>
2177 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2178 <file category="sourceAsm" name="Device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.s" version="1.0.0" attr="config" condition="ARMCC"/>
2179 <file category="sourceAsm" name="Device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S" version="1.0.0" attr="config" condition="GCC"/>
2180 <file category="linkerScript" name="Device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2181 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/system_ARMv8MML.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2182 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2183 <file category="header" name="Device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2184 </files>
2185 </component>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2186 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.1.0" condition="ARMv8MML CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2187 <description>System and Startup for Generic ARM ARMv8MML device</description>
2188 <files>
2189 <!-- include folder / device header file -->
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2190 <file category="include" name="Device/ARM/ARMv8MML/Include/"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2191 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2192 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.c" version="1.0.0" attr="config" condition="GCC"/>
2193 <file category="linkerScript" name="Device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2194 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/system_ARMv8MML.c" version="1.0.0" attr="config"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2195 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2196 <file category="header" name="Device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2197 </files>
2198 </component>
2199
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2200 <!-- Cortex-A5 -->
2201 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCA5 CMSIS">
2202 <description>System and Startup for Generic ARM Cortex-A5 device</description>
2203 <files>
2204 <!-- include folder / device header file -->
2205 <file category="include" name="Device/ARM/ARMCA5/Include/"/>
2206 <!-- startup / system / mmu files -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]2207 <file category="sourceC" name="Device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c" version="1.0.0" attr="config" condition="ARMCC5"/>
2208 <file category="linkerScript" name="Device/ARM/ARMCA5/Source/AC5/ARMCA5.sct" version="1.0.0" attr="config" condition="ARMCC5"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2209 <file category="sourceC" name="Device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c" version="1.0.0" attr="config" condition="ARMCC6"/>
2210 <file category="linkerScript" name="Device/ARM/ARMCA5/Source/AC6/ARMCA5.sct" version="1.0.0" attr="config" condition="ARMCC6"/>
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2211 <file category="sourceC" name="Device/ARM/ARMCA5/Source/system_ARMCA5.c" version="1.0.0" attr="config"/>
2212 <file category="sourceC" name="Device/ARM/ARMCA5/Source/mmu_ARMCA5.c" version="1.0.0" attr="config"/>
2213 <file category="header" name="Device/ARM/ARMCA5/Include/system_ARMCA5.h" version="1.0.0" attr="config"/>
2214 <file category="header" name="Device/ARM/ARMCA5/Include/mem_ARMCA5.h" version="1.0.0" attr="config"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2215
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2216 </files>
2217 </component>
2218
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2219 <!-- Cortex-A7 -->
2220 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCA7 CMSIS">
2221 <description>System and Startup for Generic ARM Cortex-A7 device</description>
2222 <files>
2223 <!-- include folder / device header file -->
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2224 <file category="include" name="Device/ARM/ARMCA7/Include/"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2225 <!-- startup / system / mmu files -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]2226 <file category="sourceC" name="Device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c" version="1.0.0" attr="config" condition="ARMCC5"/>
2227 <file category="linkerScript" name="Device/ARM/ARMCA7/Source/AC5/ARMCA7.sct" version="1.0.0" attr="config" condition="ARMCC5"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2228 <file category="sourceC" name="Device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c" version="1.0.0" attr="config" condition="ARMCC6"/>
2229 <file category="linkerScript" name="Device/ARM/ARMCA7/Source/AC6/ARMCA7.sct" version="1.0.0" attr="config" condition="ARMCC6"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2230 <file category="sourceC" name="Device/ARM/ARMCA7/Source/system_ARMCA7.c" version="1.0.0" attr="config"/>
2231 <file category="sourceC" name="Device/ARM/ARMCA7/Source/mmu_ARMCA7.c" version="1.0.0" attr="config"/>
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2232 <file category="header" name="Device/ARM/ARMCA7/Include/system_ARMCA7.h" version="1.0.0" attr="config"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2233 <file category="header" name="Device/ARM/ARMCA7/Include/mem_ARMCA7.h" version="1.0.0" attr="config"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2234 </files>
2235 </component>
2236
2237 <!-- Cortex-A9 -->
Jonatan Antonib27a4122017-08-08 13:30:19 +0200[diff] [blame^]2238 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCA9 CMSIS">
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2239 <description>System and Startup for Generic ARM Cortex-A9 device</description>
2240 <files>
2241 <!-- include folder / device header file -->
2242 <file category="include" name="Device/ARM/ARMCA9/Include/"/>
2243 <!-- startup / system / mmu files -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]2244 <file category="sourceC" name="Device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c" version="1.0.0" attr="config" condition="ARMCC5"/>
2245 <file category="linkerScript" name="Device/ARM/ARMCA9/Source/AC5/ARMCA9.sct" version="1.0.0" attr="config" condition="ARMCC5"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2246 <file category="sourceC" name="Device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c" version="1.0.0" attr="config" condition="ARMCC6"/>
2247 <file category="linkerScript" name="Device/ARM/ARMCA9/Source/AC6/ARMCA9.sct" version="1.0.0" attr="config" condition="ARMCC6"/>
Jonatan Antonib27a4122017-08-08 13:30:19 +0200[diff] [blame^]2248 <file category="sourceC" name="Device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c" version="1.0.0" attr="config" condition="GCC"/>
2249 <file category="other" name="Device/ARM/ARMCA9/Source/GCC/ARMCA9.ld" version="1.0.0" attr="config" condition="GCC"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2250 <file category="sourceC" name="Device/ARM/ARMCA9/Source/system_ARMCA9.c" version="1.0.0" attr="config"/>
2251 <file category="sourceC" name="Device/ARM/ARMCA9/Source/mmu_ARMCA9.c" version="1.0.0" attr="config"/>
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2252 <file category="header" name="Device/ARM/ARMCA9/Include/system_ARMCA9.h" version="1.0.0" attr="config"/>
2253 <file category="header" name="Device/ARM/ARMCA9/Include/mem_ARMCA9.h" version="1.0.0" attr="config"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2254 </files>
2255 </component>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2256
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]2257 <!-- IRQ Controller -->
2258 <component Cclass="Device" Cgroup="IRQ Controller" Csub="GIC" Capiversion="1.0.0" Cversion="1.0.0" condition="ARMv7-A Device">
2259 <description>IRQ Controller implementation using GIC</description>
2260 <files>
2261 <file category="sourceC" name="CMSIS/Core_A/Source/irq_ctrl_gic.c"/>
2262 </files>
2263 </component>
2264
Vladimir Umekbed07592017-06-14 14:35:26 +0200[diff] [blame]2265 <!-- OS Tick -->
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]2266 <component Cclass="Device" Cgroup="OS Tick" Csub="Private Timer" Capiversion="1.0.0" Cversion="1.0.0" condition="OS Tick PTIM">
Vladimir Umekbed07592017-06-14 14:35:26 +0200[diff] [blame]2267 <description>OS Tick implementation using Private Timer</description>
2268 <files>
2269 <file category="sourceC" name="CMSIS/RTOS2/Source/os_tick_ptim.c"/>
2270 </files>
2271 </component>
2272
Daniel Brondani650abfe2017-07-24 15:35:57 +0200[diff] [blame]2273 <component Cclass="Device" Cgroup="OS Tick" Csub="Generic Physical Timer" Capiversion="1.0.0" Cversion="1.0.0" condition="OS Tick GTIM">
2274 <description>OS Tick implementation using Generic Physical Timer</description>
2275 <files>
2276 <file category="sourceC" name="CMSIS/RTOS2/Source/os_tick_gtim.c"/>
2277 </files>
2278 </component>
2279
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2280 <!-- CMSIS-DSP component -->
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2281 <component Cclass="CMSIS" Cgroup="DSP" Cversion="1.5.2" condition="CMSIS DSP">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2282 <description>CMSIS-DSP Library for Cortex-M, SC000, and SC300</description>
2283 <files>
2284 <!-- CPU independent -->
2285 <file category="doc" name="CMSIS/Documentation/DSP/html/index.html"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2286 <file category="header" name="CMSIS/Include/arm_math.h"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2287
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2288 <!-- CPU and Compiler dependent -->
2289 <!-- ARMCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2290 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM0l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2291 <file category="library" condition="CM0_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM0b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2292 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM3l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2293 <file category="library" condition="CM3_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM3b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2294 <file category="library" condition="CM4_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2295 <file category="library" condition="CM4_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2296 <file category="library" condition="CM4_FP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4lf_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2297 <file category="library" condition="CM4_FP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4bf_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2298 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2299 <file category="library" condition="CM7_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2300 <file category="library" condition="CM7_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7lfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2301 <file category="library" condition="CM7_SP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7bfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2302 <file category="library" condition="CM7_DP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7lfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2303 <file category="library" condition="CM7_DP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7bfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]2304
2305 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MBLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2306 <file category="library" condition="CM33_NODSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2307 <file category="library" condition="CM33_DSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLld_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2308 <file category="library" condition="CM33_NODSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2309 <file category="library" condition="CM33_DSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2310 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MBLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2311 <file category="library" condition="ARMv8MML_NODSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2312 <file category="library" condition="ARMv8MML_DSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLld_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2313 <file category="library" condition="ARMv8MML_NODSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2314 <file category="library" condition="ARMv8MML_DSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2315 <!--file category="library" condition="ARMv8MML_DP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/-->
2316 <!--file category="library" condition="ARMv8MML_DSP_DP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/-->
2317
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2318 <!-- GCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2319 <file category="library" condition="CM0_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM0l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2320 <file category="library" condition="CM3_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM3l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2321 <file category="library" condition="CM4_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM4l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2322 <file category="library" condition="CM4_FP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM4lf_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2323 <file category="library" condition="CM7_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2324 <file category="library" condition="CM7_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7lfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2325 <file category="library" condition="CM7_DP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7lfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]2326
2327 <file category="library" condition="CM23_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MBLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2328 <file category="library" condition="CM33_NODSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2329 <file category="library" condition="CM33_DSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLld_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2330 <file category="library" condition="CM33_NODSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2331 <file category="library" condition="CM33_DSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2332 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MBLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2333 <file category="library" condition="ARMv8MML_NODSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2334 <file category="library" condition="ARMv8MML_DSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLld_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2335 <file category="library" condition="ARMv8MML_NODSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2336 <file category="library" condition="ARMv8MML_DSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2337 <!--file category="library" condition="ARMv8MML_DP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/-->
2338 <!--file category="library" condition="ARMv8MML_DSP_DP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/-->
2339
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2340 </files>
2341 </component>
2342
2343 <!-- CMSIS-RTOS Keil RTX component -->
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2344 <component Cclass="CMSIS" Cgroup="RTOS" Csub="Keil RTX" Cversion="4.81.1" Capiversion="1.0.0" condition="RTOS RTX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2345 <description>CMSIS-RTOS RTX implementation for Cortex-M, SC000, and SC300</description>
2346 <RTE_Components_h>
2347 <!-- the following content goes into file 'RTE_Components.h' -->
2348 #define RTE_CMSIS_RTOS /* CMSIS-RTOS */
2349 #define RTE_CMSIS_RTOS_RTX /* CMSIS-RTOS Keil RTX */
2350 </RTE_Components_h>
2351 <files>
2352 <!-- CPU independent -->
bruneu01f9c01952016-09-13 16:28:46 +0200[diff] [blame]2353 <file category="doc" name="CMSIS/Documentation/RTOS/html/rtxImplementation.html"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2354 <file category="header" name="CMSIS/RTOS/RTX/INC/cmsis_os.h"/>
2355 <file category="source" attr="config" name="CMSIS/RTOS/RTX/Templates/RTX_Conf_CM.c" version="4.70.1"/>
2356
2357 <!-- RTX templates -->
2358 <file category="header" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/osObjects.h" select="CMSIS-RTOS 'main' function"/>
2359 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/main.c" select="CMSIS-RTOS 'main' function"/>
2360 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MailQueue.c" select="CMSIS-RTOS Mail Queue"/>
2361 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MemPool.c" select="CMSIS-RTOS Memory Pool"/>
2362 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MsgQueue.c" select="CMSIS-RTOS Message Queue"/>
2363 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Mutex.c" select="CMSIS-RTOS Mutex"/>
2364 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Semaphore.c" select="CMSIS-RTOS Semaphore"/>
2365 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Thread.c" select="CMSIS-RTOS Thread"/>
2366 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Timer.c" select="CMSIS-RTOS Timer"/>
2367 <!-- tool-chain specific template file -->
2368 <file category="source" attr="template" condition="ARMCC" name="CMSIS/RTOS/RTX/SRC/ARM/SVC_Table.s" select="CMSIS-RTOS User SVC"/>
2369 <file category="source" attr="template" condition="GCC" name="CMSIS/RTOS/RTX/SRC/GCC/SVC_Table.S" select="CMSIS-RTOS User SVC"/>
2370 <file category="source" attr="template" condition="IAR" name="CMSIS/RTOS/RTX/SRC/IAR/SVC_Table.s" select="CMSIS-RTOS User SVC"/>
2371
2372 <!-- CPU and Compiler dependent -->
2373 <!-- ARMCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2374 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM0.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2375 <file category="library" condition="CM0_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM0_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2376 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2377 <file category="library" condition="CM3_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2378 <file category="library" condition="CM4_LE_ARMCC_STD" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2379 <file category="library" condition="CM4_LE_ARMCC_IFX" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_IFX.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2380 <file category="library" condition="CM4_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2381 <file category="library" condition="CM4_FP_LE_ARMCC_STD" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2382 <file category="library" condition="CM4_FP_LE_ARMCC_IFX" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_IFX.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2383 <file category="library" condition="CM4_FP_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2384 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2385 <file category="library" condition="CM7_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2386 <file category="library" condition="CM7_FP_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2387 <file category="library" condition="CM7_FP_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2388 <!-- GCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2389 <file category="library" condition="CM0_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM0.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2390 <file category="library" condition="CM0_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM0_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2391 <file category="library" condition="CM3_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2392 <file category="library" condition="CM3_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2393 <file category="library" condition="CM4_LE_GCC_STD" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2394 <file category="library" condition="CM4_LE_GCC_IFX" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_IFX.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2395 <file category="library" condition="CM4_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2396 <file category="library" condition="CM4_FP_LE_GCC_STD" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2397 <file category="library" condition="CM4_FP_LE_GCC_IFX" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_IFX.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2398 <file category="library" condition="CM4_FP_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2399 <file category="library" condition="CM7_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2400 <file category="library" condition="CM7_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2401 <file category="library" condition="CM7_FP_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2402 <file category="library" condition="CM7_FP_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2403 <!-- IAR -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2404 <file category="library" condition="CM0_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM0.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2405 <file category="library" condition="CM0_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM0_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2406 <file category="library" condition="CM3_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2407 <file category="library" condition="CM3_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2408 <file category="library" condition="CM4_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2409 <file category="library" condition="CM4_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2410 <file category="library" condition="CM4_FP_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2411 <file category="library" condition="CM4_FP_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2412 <file category="library" condition="CM7_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2413 <file category="library" condition="CM7_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2414 <file category="library" condition="CM7_FP_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2415 <file category="library" condition="CM7_FP_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2416 </files>
2417 </component>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2418
2419 <!-- CMSIS-RTOS Keil RTX5 component -->
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]2420 <component Cclass="CMSIS" Cgroup="RTOS" Csub="Keil RTX5" Cversion="5.2.0" Capiversion="1.0.0" condition="RTOS RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2421 <description>CMSIS-RTOS RTX5 implementation for Cortex-M, SC000, and SC300</description>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2422 <RTE_Components_h>
2423 <!-- the following content goes into file 'RTE_Components.h' -->
2424 #define RTE_CMSIS_RTOS /* CMSIS-RTOS */
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2425 #define RTE_CMSIS_RTOS_RTX5 /* CMSIS-RTOS Keil RTX5 */
2426 </RTE_Components_h>
2427 <files>
2428 <!-- RTX header file -->
2429 <file category="header" name="CMSIS/RTOS2/RTX/Include1/cmsis_os.h"/>
2430 <!-- RTX compatibility module for API V1 -->
2431 <file category="source" name="CMSIS/RTOS2/RTX/Library/cmsis_os1.c"/>
2432 </files>
2433 </component>
2434
2435 <!-- CMSIS-RTOS2 Keil RTX5 component -->
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]2436 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library" Cversion="5.2.0" Capiversion="2.1.1" condition="RTOS2 RTX5 Lib">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2437 <description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and ARMv8-M (Library)</description>
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2438 <RTE_Components_h>
2439 <!-- the following content goes into file 'RTE_Components.h' -->
2440 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2441 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2442 </RTE_Components_h>
2443 <files>
2444 <!-- RTX documentation -->
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2445 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2446
2447 <!-- RTX header files -->
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2448 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2449
2450 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2451 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2452 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2453
2454 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2455 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2456 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2457 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2458 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2459 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2460 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2461 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2462 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2463 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Matthias Hertelb73eaf32016-07-22 15:18:56 +0200[diff] [blame]2464 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2465
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2466 <!-- RTX library configuration -->
2467 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2468
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2469 <!-- RTX libraries (CPU and Compiler dependent) -->
2470 <!-- ARMCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2471 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM0.lib" src="CMSIS/RTOS2/RTX/Source"/>
2472 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2473 <file category="library" condition="CM4_LE_ARMCC_STD" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2474 <file category="library" condition="CM4_FP_LE_ARMCC_STD" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM4F.lib" src="CMSIS/RTOS2/RTX/Source"/>
2475 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2476 <file category="library" condition="CM7_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM4F.lib" src="CMSIS/RTOS2/RTX/Source"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2477 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MB.lib" src="CMSIS/RTOS2/RTX/Source"/>
2478 <file category="library" condition="CM33_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MM.lib" src="CMSIS/RTOS2/RTX/Source"/>
2479 <file category="library" condition="CM33_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMF.lib" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2480 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MB.lib" src="CMSIS/RTOS2/RTX/Source"/>
2481 <file category="library" condition="ARMv8MML_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MM.lib" src="CMSIS/RTOS2/RTX/Source"/>
2482 <file category="library" condition="ARMv8MML_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMF.lib" src="CMSIS/RTOS2/RTX/Source"/>
2483 <!-- GCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2484 <file category="library" condition="CM0_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM0.a" src="CMSIS/RTOS2/RTX/Source"/>
2485 <file category="library" condition="CM3_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2486 <file category="library" condition="CM4_LE_GCC_STD" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2487 <file category="library" condition="CM4_FP_LE_GCC_STD" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
2488 <file category="library" condition="CM7_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2489 <file category="library" condition="CM7_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2490 <file category="library" condition="CM23_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MB.a" src="CMSIS/RTOS2/RTX/Source"/>
2491 <file category="library" condition="CM33_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MM.a" src="CMSIS/RTOS2/RTX/Source"/>
2492 <file category="library" condition="CM33_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMF.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2493 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MB.a" src="CMSIS/RTOS2/RTX/Source"/>
2494 <file category="library" condition="ARMv8MML_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MM.a" src="CMSIS/RTOS2/RTX/Source"/>
2495 <file category="library" condition="ARMv8MML_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMF.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]2496 <!-- IAR -->
2497 <file category="library" condition="CM0_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM0.a" src="CMSIS/RTOS2/RTX/Source"/>
2498 <file category="library" condition="CM3_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2499 <file category="library" condition="CM4_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2500 <file category="library" condition="CM4_FP_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
2501 <file category="library" condition="CM7_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2502 <file category="library" condition="CM7_FP_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2503 </files>
2504 </component>
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]2505 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library_NS" Cversion="5.2.0" Capiversion="2.1.1" condition="RTOS2 RTX5 NS">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2506 <description>CMSIS-RTOS2 RTX5 for ARMv8-M Non-Secure Domain (Library)</description>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2507 <RTE_Components_h>
2508 <!-- the following content goes into file 'RTE_Components.h' -->
2509 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2510 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2511 #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 ARMv8-M Non-secure domain */
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2512 </RTE_Components_h>
2513 <files>
2514 <!-- RTX documentation -->
2515 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2516
2517 <!-- RTX header files -->
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2518 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2519
2520 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2521 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2522 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2523
2524 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2525 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2526 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2527 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2528 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2529 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2530 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2531 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2532 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2533 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2534 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2535
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2536 <!-- RTX library configuration -->
2537 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2538
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2539 <!-- RTX libraries (CPU and Compiler dependent) -->
2540 <!-- ARMCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2541 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MBN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2542 <file category="library" condition="CM33_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2543 <file category="library" condition="CM33_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMFN.lib" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2544 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MBN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2545 <file category="library" condition="ARMv8MML_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2546 <file category="library" condition="ARMv8MML_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMFN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2547 <!-- GCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2548 <file category="library" condition="CM23_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MBN.a" src="CMSIS/RTOS2/RTX/Source"/>
2549 <file category="library" condition="CM33_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMN.a" src="CMSIS/RTOS2/RTX/Source"/>
2550 <file category="library" condition="CM33_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMFN.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2551 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MBN.a" src="CMSIS/RTOS2/RTX/Source"/>
2552 <file category="library" condition="ARMv8MML_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMN.a" src="CMSIS/RTOS2/RTX/Source"/>
2553 <file category="library" condition="ARMv8MML_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMFN.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2554 </files>
2555 </component>
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]2556 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source" Cversion="5.2.0" Capiversion="2.1.1" condition="RTOS2 RTX5">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2557 <description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and ARMv8-M (Source)</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2558 <RTE_Components_h>
2559 <!-- the following content goes into file 'RTE_Components.h' -->
2560 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2561 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2562 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2563 </RTE_Components_h>
2564 <files>
2565 <!-- RTX documentation -->
2566 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2567
2568 <!-- RTX header files -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2569 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2570
2571 <!-- RTX configuration -->
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2572 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2573 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2574
2575 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2576 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2577 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2578 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2579 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2580 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2581 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2582 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2583 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2584 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2585 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2586
2587 <!-- RTX sources (core) -->
2588 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2589 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2590 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2591 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2592 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2593 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2594 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2595 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2596 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2597 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2598 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2599 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
2600 <!-- RTX sources (library configuration) -->
2601 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2602 <!-- RTX sources (handlers ARMCC) -->
2603 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s" condition="CM0_ARMCC"/>
2604 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM3_ARMCC"/>
2605 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM4_ARMCC"/>
2606 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s" condition="CM4_FP_ARMCC"/>
2607 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM7_ARMCC"/>
2608 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s" condition="CM7_FP_ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2609 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s" condition="CM23_ARMCC"/>
2610 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="CM33_ARMCC"/>
2611 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="CM33_FP_ARMCC"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2612 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s" condition="ARMv8MBL_ARMCC"/>
2613 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="ARMv8MML_ARMCC"/>
2614 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="ARMv8MML_FP_ARMCC"/>
2615 <!-- RTX sources (handlers GCC) -->
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]2616 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm0.S" condition="CM0_GCC"/>
2617 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM3_GCC"/>
2618 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM4_GCC"/>
2619 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S" condition="CM4_FP_GCC"/>
2620 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM7_GCC"/>
2621 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S" condition="CM7_FP_GCC"/>
2622 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S" condition="CM23_GCC"/>
2623 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S" condition="CM33_GCC"/>
2624 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp.S" condition="CM33_FP_GCC"/>
2625 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S" condition="ARMv8MBL_GCC"/>
2626 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S" condition="ARMv8MML_GCC"/>
2627 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp.S" condition="ARMv8MML_FP_GCC"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]2628 <!-- RTX sources (handlers IAR) -->
2629 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s" condition="CM0_IAR"/>
2630 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM3_IAR"/>
2631 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM4_IAR"/>
2632 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s" condition="CM4_FP_IAR"/>
2633 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM7_IAR"/>
2634 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s" condition="CM7_FP_IAR"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2635 <!-- OS Tick (SysTick) -->
2636 <file category="source" name="CMSIS/RTOS2/Source/os_systick.c"/>
2637 </files>
2638 </component>
2639 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source" Cversion="5.2.0" Capiversion="2.1.1" condition="RTOS2 RTX5 v7-A">
2640 <description>CMSIS-RTOS2 RTX5 for ARMv7-A (Source)</description>
2641 <RTE_Components_h>
2642 <!-- the following content goes into file 'RTE_Components.h' -->
2643 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2644 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
2645 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
2646 </RTE_Components_h>
2647 <files>
2648 <!-- RTX documentation -->
2649 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2650
2651 <!-- RTX header files -->
2652 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2653
2654 <!-- RTX configuration -->
2655 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2656 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
2657
2658 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/handlers.c" version="5.1.0"/>
2659
2660 <!-- RTX templates -->
2661 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2662 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2663 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2664 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2665 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2666 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2667 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2668 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2669 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2670 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2671
2672 <!-- RTX sources (core) -->
2673 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2674 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2675 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2676 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2677 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2678 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2679 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2680 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2681 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2682 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2683 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
2684 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2685 <!-- RTX sources (library configuration) -->
2686 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2687 <!-- RTX sources (handlers ARMCC) -->
2688 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_ca.s" condition="CA_ARMCC5"/>
2689 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_ca.S" condition="CA_ARMCC6"/>
2690 <!-- RTX sources (handlers GCC) -->
2691 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_ca.S" condition="CA_GCC"/>
2692 <!-- RTX sources (handlers IAR) -->
2693 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_ca.s" condition="CA_IAR"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2694 </files>
2695 </component>
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]2696 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source_NS" Cversion="5.2.0" Capiversion="2.1.1" condition="RTOS2 RTX5 NS">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2697 <description>CMSIS-RTOS2 RTX5 for ARMv8-M Non-Secure Domain (Source)</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2698 <RTE_Components_h>
2699 <!-- the following content goes into file 'RTE_Components.h' -->
2700 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2701 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2702 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2703 #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 ARMv8-M Non-secure domain */
2704 </RTE_Components_h>
2705 <files>
2706 <!-- RTX documentation -->
2707 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2708
2709 <!-- RTX header files -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2710 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2711
2712 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2713 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2714 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2715
2716 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2717 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2718 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2719 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2720 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2721 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2722 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2723 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2724 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2725 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2726 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2727
2728 <!-- RTX sources (core) -->
2729 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2730 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2731 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2732 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2733 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2734 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2735 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2736 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2737 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2738 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2739 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2740 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
2741 <!-- RTX sources (library configuration) -->
2742 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2743 <!-- RTX sources (ARMCC handlers) -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2744 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl_ns.s" condition="CM23_ARMCC"/>
2745 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="CM33_ARMCC"/>
2746 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="CM33_FP_ARMCC"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2747 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl_ns.s" condition="ARMv8MBL_ARMCC"/>
2748 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="ARMv8MML_ARMCC"/>
2749 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="ARMv8MML_FP_ARMCC"/>
2750 <!-- RTX sources (GCC handlers) -->
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]2751 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl_ns.S" condition="CM23_GCC"/>
2752 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_ns.S" condition="CM33_GCC"/>
2753 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp_ns.S" condition="CM33_FP_GCC"/>
2754 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl_ns.S" condition="ARMv8MBL_GCC"/>
2755 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_ns.S" condition="ARMv8MML_GCC"/>
2756 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp_ns.S" condition="ARMv8MML_FP_GCC"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2757 <!-- OS Tick (SysTick) -->
2758 <file category="source" name="CMSIS/RTOS2/Source/os_systick.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2759 </files>
2760 </component>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2761
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2762 </components>
2763
2764 <boards>
2765 <board name="uVision Simulator" vendor="Keil">
2766 <description>uVision Simulator</description>
2767 <mountedDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM0"/>
2768 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM0P"/>
2769 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM3"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2770 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM4"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2771 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM4_FP"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2772 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2773 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7_SP"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2774 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7_DP"/>
2775 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MBL"/>
2776 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML"/>
2777 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML_SP"/>
2778 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML_DP"/>
2779 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM23"/>
Joachim Krech4a03e6d2017-02-06 13:17:39 +0100[diff] [blame]2780 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM23_TZ"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2781 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33"/>
2782 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_TZ"/>
2783 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_DSP_FP"/>
2784 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_DSP_FP_TZ"/>
Daniel Brondanifaaa48f2017-07-31 14:00:54 +0200[diff] [blame]2785 </board>
2786
2787 <board name="Fixed Virtual Platform" vendor="ARM">
Daniel Brondani040d63b2017-08-01 16:49:57 +0200[diff] [blame]2788 <description>Fixed Virtual Platform</description>
Daniel Brondanifaaa48f2017-07-31 14:00:54 +0200[diff] [blame]2789 <mountedDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCA5"/>
2790 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCA7"/>
2791 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCA9"/>
2792 </board>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2793 </boards>
2794
2795 <examples>
2796 <example name="DSP_Lib Class Marks example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_class_marks_example">
2797 <description>DSP_Lib Class Marks example</description>
2798 <board name="uVision Simulator" vendor="Keil"/>
2799 <project>
2800 <environment name="uv" load="arm_class_marks_example.uvprojx"/>
2801 </project>
2802 <attributes>
2803 <component Cclass="CMSIS" Cgroup="CORE"/>
2804 <component Cclass="CMSIS" Cgroup="DSP"/>
2805 <component Cclass="Device" Cgroup="Startup"/>
2806 <category>Getting Started</category>
2807 </attributes>
2808 </example>
2809
2810 <example name="DSP_Lib Convolution example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_convolution_example">
2811 <description>DSP_Lib Convolution example</description>
2812 <board name="uVision Simulator" vendor="Keil"/>
2813 <project>
2814 <environment name="uv" load="arm_convolution_example.uvprojx"/>
2815 </project>
2816 <attributes>
2817 <component Cclass="CMSIS" Cgroup="CORE"/>
2818 <component Cclass="CMSIS" Cgroup="DSP"/>
2819 <component Cclass="Device" Cgroup="Startup"/>
2820 <category>Getting Started</category>
2821 </attributes>
2822 </example>
2823
2824 <example name="DSP_Lib Dotproduct example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_dotproduct_example">
2825 <description>DSP_Lib Dotproduct example</description>
2826 <board name="uVision Simulator" vendor="Keil"/>
2827 <project>
2828 <environment name="uv" load="arm_dotproduct_example.uvprojx"/>
2829 </project>
2830 <attributes>
2831 <component Cclass="CMSIS" Cgroup="CORE"/>
2832 <component Cclass="CMSIS" Cgroup="DSP"/>
2833 <component Cclass="Device" Cgroup="Startup"/>
2834 <category>Getting Started</category>
2835 </attributes>
2836 </example>
2837
2838 <example name="DSP_Lib FFT Bin example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_fft_bin_example">
2839 <description>DSP_Lib FFT Bin example</description>
2840 <board name="uVision Simulator" vendor="Keil"/>
2841 <project>
2842 <environment name="uv" load="arm_fft_bin_example.uvprojx"/>
2843 </project>
2844 <attributes>
2845 <component Cclass="CMSIS" Cgroup="CORE"/>
2846 <component Cclass="CMSIS" Cgroup="DSP"/>
2847 <component Cclass="Device" Cgroup="Startup"/>
2848 <category>Getting Started</category>
2849 </attributes>
2850 </example>
2851
2852 <example name="DSP_Lib FIR example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_fir_example">
2853 <description>DSP_Lib FIR example</description>
2854 <board name="uVision Simulator" vendor="Keil"/>
2855 <project>
2856 <environment name="uv" load="arm_fir_example.uvprojx"/>
2857 </project>
2858 <attributes>
2859 <component Cclass="CMSIS" Cgroup="CORE"/>
2860 <component Cclass="CMSIS" Cgroup="DSP"/>
2861 <component Cclass="Device" Cgroup="Startup"/>
2862 <category>Getting Started</category>
2863 </attributes>
2864 </example>
2865
2866 <example name="DSP_Lib Graphic Equalizer example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_graphic_equalizer_example">
2867 <description>DSP_Lib Graphic Equalizer example</description>
2868 <board name="uVision Simulator" vendor="Keil"/>
2869 <project>
2870 <environment name="uv" load="arm_graphic_equalizer_example.uvprojx"/>
2871 </project>
2872 <attributes>
2873 <component Cclass="CMSIS" Cgroup="CORE"/>
2874 <component Cclass="CMSIS" Cgroup="DSP"/>
2875 <component Cclass="Device" Cgroup="Startup"/>
2876 <category>Getting Started</category>
2877 </attributes>
2878 </example>
2879
2880 <example name="DSP_Lib Linear Interpolation example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_linear_interp_example">
2881 <description>DSP_Lib Linear Interpolation example</description>
2882 <board name="uVision Simulator" vendor="Keil"/>
2883 <project>
2884 <environment name="uv" load="arm_linear_interp_example.uvprojx"/>
2885 </project>
2886 <attributes>
2887 <component Cclass="CMSIS" Cgroup="CORE"/>
2888 <component Cclass="CMSIS" Cgroup="DSP"/>
2889 <component Cclass="Device" Cgroup="Startup"/>
2890 <category>Getting Started</category>
2891 </attributes>
2892 </example>
2893
2894 <example name="DSP_Lib Matrix example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_matrix_example">
2895 <description>DSP_Lib Matrix example</description>
2896 <board name="uVision Simulator" vendor="Keil"/>
2897 <project>
2898 <environment name="uv" load="arm_matrix_example.uvprojx"/>
2899 </project>
2900 <attributes>
2901 <component Cclass="CMSIS" Cgroup="CORE"/>
2902 <component Cclass="CMSIS" Cgroup="DSP"/>
2903 <component Cclass="Device" Cgroup="Startup"/>
2904 <category>Getting Started</category>
2905 </attributes>
2906 </example>
2907
2908 <example name="DSP_Lib Signal Convergence example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_signal_converge_example">
2909 <description>DSP_Lib Signal Convergence example</description>
2910 <board name="uVision Simulator" vendor="Keil"/>
2911 <project>
2912 <environment name="uv" load="arm_signal_converge_example.uvprojx"/>
2913 </project>
2914 <attributes>
2915 <component Cclass="CMSIS" Cgroup="CORE"/>
2916 <component Cclass="CMSIS" Cgroup="DSP"/>
2917 <component Cclass="Device" Cgroup="Startup"/>
2918 <category>Getting Started</category>
2919 </attributes>
2920 </example>
2921
2922 <example name="DSP_Lib Sinus/Cosinus example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_sin_cos_example">
2923 <description>DSP_Lib Sinus/Cosinus example</description>
2924 <board name="uVision Simulator" vendor="Keil"/>
2925 <project>
2926 <environment name="uv" load="arm_sin_cos_example.uvprojx"/>
2927 </project>
2928 <attributes>
2929 <component Cclass="CMSIS" Cgroup="CORE"/>
2930 <component Cclass="CMSIS" Cgroup="DSP"/>
2931 <component Cclass="Device" Cgroup="Startup"/>
2932 <category>Getting Started</category>
2933 </attributes>
2934 </example>
2935
2936 <example name="DSP_Lib Variance example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_variance_example">
2937 <description>DSP_Lib Variance example</description>
2938 <board name="uVision Simulator" vendor="Keil"/>
2939 <project>
2940 <environment name="uv" load="arm_variance_example.uvprojx"/>
2941 </project>
2942 <attributes>
2943 <component Cclass="CMSIS" Cgroup="CORE"/>
2944 <component Cclass="CMSIS" Cgroup="DSP"/>
2945 <component Cclass="Device" Cgroup="Startup"/>
2946 <category>Getting Started</category>
2947 </attributes>
2948 </example>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2949
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2950 <example name="CMSIS-RTOS2 Blinky" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/Blinky">
Matthias Hertelb73eaf32016-07-22 15:18:56 +0200[diff] [blame]2951 <description>CMSIS-RTOS2 Blinky example</description>
2952 <board name="uVision Simulator" vendor="Keil"/>
2953 <project>
2954 <environment name="uv" load="Blinky.uvprojx"/>
2955 </project>
2956 <attributes>
2957 <component Cclass="CMSIS" Cgroup="CORE"/>
2958 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2959 <component Cclass="Device" Cgroup="Startup"/>
2960 <category>Getting Started</category>
2961 </attributes>
2962 </example>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2963
Robert Rostohare13e4702016-11-07 15:23:44 +0100[diff] [blame]2964 <example name="CMSIS-RTOS2 RTX5 Migration" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/Migration">
Matthias Hertel4b70ae42016-11-07 14:14:59 +0100[diff] [blame]2965 <description>CMSIS-RTOS2 mixed API v1 and v2</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2966 <board name="uVision Simulator" vendor="Keil"/>
2967 <project>
2968 <environment name="uv" load="Blinky.uvprojx"/>
2969 </project>
2970 <attributes>
2971 <component Cclass="CMSIS" Cgroup="CORE"/>
2972 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2973 <component Cclass="Device" Cgroup="Startup"/>
2974 <category>Getting Started</category>
2975 </attributes>
2976 </example>
2977
Christopher Seidlb8c998f2016-11-08 15:49:02 +0100[diff] [blame]2978 <example name="TrustZone for ARMv8-M No RTOS" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/NoRTOS">
Christopher Seidl522e1f22016-11-07 16:05:02 +0100[diff] [blame]2979 <description>Bare-metal secure/non-secure example without RTOS</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2980 <board name="uVision Simulator" vendor="Keil"/>
2981 <project>
2982 <environment name="uv" load="NoRTOS.uvmpw"/>
2983 </project>
2984 <attributes>
2985 <component Cclass="CMSIS" Cgroup="CORE"/>
2986 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2987 <component Cclass="Device" Cgroup="Startup"/>
2988 <category>Getting Started</category>
2989 </attributes>
2990 </example>
2991
Christopher Seidlb8c998f2016-11-08 15:49:02 +0100[diff] [blame]2992 <example name="TrustZone for ARMv8-M RTOS" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/RTOS">
Christopher Seidl522e1f22016-11-07 16:05:02 +0100[diff] [blame]2993 <description>Secure/non-secure RTOS example with thread context management</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2994 <board name="uVision Simulator" vendor="Keil"/>
2995 <project>
2996 <environment name="uv" load="RTOS.uvmpw"/>
2997 </project>
2998 <attributes>
2999 <component Cclass="CMSIS" Cgroup="CORE"/>
3000 <component Cclass="CMSIS" Cgroup="RTOS2"/>
3001 <component Cclass="Device" Cgroup="Startup"/>
3002 <category>Getting Started</category>
3003 </attributes>
3004 </example>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]3005
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]3006 <example name="TrustZone for ARMv8-M RTOS Security Tests" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/RTOS_Faults">
3007 <description>Secure/non-secure RTOS example with security test cases and system recovery</description>
3008 <board name="uVision Simulator" vendor="Keil"/>
3009 <project>
3010 <environment name="uv" load="RTOS_Faults.uvmpw"/>
3011 </project>
3012 <attributes>
3013 <component Cclass="CMSIS" Cgroup="CORE"/>
3014 <component Cclass="CMSIS" Cgroup="RTOS2"/>
3015 <component Cclass="Device" Cgroup="Startup"/>
3016 <category>Getting Started</category>
3017 </attributes>
3018 </example>
3019
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]3020 </examples>
3021
3022</package>