TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / sandbox / pfalcon / trusted-firmware-a / aaa0567c38ea6f08d68ce64210800b51a8872c13 / plat / nvidia / tegra / soc
  1. 2ee2c4f Tegra132: set TZDRAM_BASE to 0xF5C00000 by Varun Wadekar · 10 years ago
  2. 42ca2d8 Tegra210: enable WRAP to INCR burst type conversions by Varun Wadekar · 10 years ago
  3. e7d4caa Tegra: Support for Tegra's T132 platforms by Varun Wadekar · 10 years ago
  4. 93eafbc Tegra: implement per-SoC validate_power_state() handler by Varun Wadekar · 10 years ago
  5. fb11a62 Tegra: T210: include CPU files from SoC's platform.mk by Varun Wadekar · 10 years ago
  6. 8061a97 Tegra: Introduce config for enabling NS access to L2/CPUECTRL regs by Varun Wadekar · 10 years ago
  7. e5b0664 Tegra210: lock PMC registers holding CPU vector addresses by Varun Wadekar · 10 years ago
  8. 03cd23a Tegra210: deassert CPU reset signals during power on by Varun Wadekar · 10 years ago
  9. 94c672e Implement get_sys_suspend_power_state() handler for Tegra by Varun Wadekar · 10 years ago
  10. 08438e2 Support for NVIDIA's Tegra T210 SoCs by Varun Wadekar · 10 years ago