TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / sandbox / pfalcon / trusted-firmware-a / ad02a7596f73ea9f07ebc9e04970ab7e9961c868 / include / lib / aarch64 / arch.h
  1. 623c437 Merge pull request #1130 from jeenu-arm/gic-patches by davidcunado-arm · 8 years ago
  2. 8db978b GIC: Add API to raise secure SGI by Jeenu Viswambharan · 8 years ago
  3. eb68ea9 GIC: Add API to get running priority by Jeenu Viswambharan · 8 years ago
  4. 3e61b2b Init and save / restore of PMCR_EL0 / PMCR by David Cunado · 8 years ago
  5. c2280b3 Merge pull request #1105 from antonio-nino-diaz-arm/an/epd1-bit by davidcunado-arm · 8 years ago
  6. e47ac1f Fix type of `unsigned long` constants by Antonio Nino Diaz · 8 years ago
  7. 3388b38 Set TCR_EL1.EPD1 bit to 1 by Antonio Nino Diaz · 8 years ago
  8. 04880e3 Helper macro to create MAIR encodings by Isla Mitchell · 8 years ago
  9. 9fce272 Enable CnP bit for ARMv8.2 CPUs by Isla Mitchell · 8 years ago
  10. d832aee aarch64: Enable Statistical Profiling Extensions for lower ELs by dp-arm · 8 years ago
  11. 18f2efd Fully initialise essential control registers by David Cunado · 8 years ago
  12. 030567e include: add U()/ULL() macros for constants by Varun Wadekar · 8 years ago
  13. d6104f5 Merge pull request #927 from jeenu-arm/state-switch by davidcunado-arm · 8 years ago
  14. b10d449 Introduce ARM SiP service to switch execution state by Jeenu Viswambharan · 8 years ago
  15. 82cb2c1 Use SPDX license identifiers by dp-arm · 8 years ago
  16. f4c8aa9 Add macro to check whether the CPU implements an EL by Jeenu Viswambharan · 8 years ago
  17. 0f22bef Merge branch 'integration' into tf_issue_461 by Scott Branden · 8 years ago
  18. 53d9c9c Move defines in utils.h to utils_def.h to fix shared header compile issues by Scott Branden · 8 years ago
  19. 07570d5 Changes to support execution in AArch32 state for JUNO by Yatharth Kochar · 9 years ago
  20. a9e0260 Tegra: Add support for fake system suspend by Vignesh Radhakrishnan · 8 years ago
  21. 1ae5c8b Merge pull request #879 from Summer-ARM/sq/mt-support by davidcunado-arm · 8 years ago
  22. d8d6cf2 ARM platforms: Add support for MT bit in MPIDR by Summer Qin · 8 years ago
  23. 0b64f4e Add dynamic region support to xlat tables lib v2 by Antonio Nino Diaz · 8 years ago
  24. 85e93ba Disable secure self-hosted debug via MDCR_EL3/SDCR by dp-arm · 8 years ago
  25. 10bcd76 Report errata workaround status to console by Jeenu Viswambharan · 9 years ago
  26. 0029624 Add PLAT_xxx_ADDR_SPACE_SIZE definitions by Antonio Nino Diaz · 9 years ago
  27. 495f3d3 Reset debug registers MDCR-EL3/SDCR and MDCR_EL2/HDCR by David Cunado · 9 years ago
  28. b7b0787 Unify SCTLR initialization for AArch32 normal world by Soby Mathew · 9 years ago
  29. e871955 Automatically select initial xlation lookup level by Antonio Nino Diaz · 9 years ago
  30. c45f627 Move SIZE_FROM_LOG2_WORDS macro to utils.h by Soby Mathew · 9 years ago
  31. 3ca9928 Refactor the xlat_tables library code by Soby Mathew · 9 years ago
  32. 6b836cf Add ISR_EL1 to crash report by Gerald Lejeune · 9 years ago
  33. 5f65497 Extend memory attributes to map non-cacheable memory by Sandrine Bailleux · 9 years ago
  34. df37373 Add ARM GICv3 driver without support for legacy operation by Achin Gupta · 10 years ago
  35. 6cd12da Add missing RES1 bit in SCTLR_EL1 by Vikram Kanigiri · 10 years ago
  36. ce4c820 Remove use of PLATFORM_CACHE_LINE_SIZE by Dan Handley · 10 years ago
  37. 4991ecd Use ARM CCI driver on FVP and Juno platforms by Vikram Kanigiri · 10 years ago
  38. 235585b Fix the array size of mpidr_aff_map_nodes_t. by Soby Mathew · 11 years ago
  39. 7395a72 Apply errata workarounds only when major/minor revisions match. by Soby Mathew · 11 years ago
  40. ae213ce Initialize SCTLR_EL1 based on MODE_RW bit by Jens Wiklander · 11 years ago
  41. 01b916b Juno: Implement initial platform port by Sandrine Bailleux · 11 years ago
  42. d9bdaf2 Add support for selected Cortex-A57 errata workarounds by Soby Mathew · 11 years ago
  43. d3f70af Add CPU specific crash reporting handlers by Soby Mathew · 11 years ago
  44. add4035 Add CPU specific power management operations by Soby Mathew · 11 years ago
  45. 9b47684 Introduce framework for CPU specific operations by Soby Mathew · 11 years ago
  46. ec3c100 Simplify management of SCTLR_EL3 and SCTLR_EL1 by Achin Gupta · 11 years ago
  47. 73ad257 Calculate TCR bits based on VA and PA by Lin Ma · 11 years ago
  48. 167a935 Initialise CPU contexts from entry_point_info by Andrew Thoelke · 11 years ago
  49. 5c3272a Make system register functions inline assembly by Andrew Thoelke · 11 years ago
  50. 5f0cdb0 Split platform.h into separate headers by Dan Handley · 11 years ago
  51. fa9c08b Use secure timer to generate S-EL1 interrupts by Achin Gupta · 11 years ago
  52. c429b5e Add context library API to change a bit in SCR_EL3 by Achin Gupta · 11 years ago
  53. 23ff9ba Introduce macros to manipulate the SPSR by Vikram Kanigiri · 11 years ago
  54. 97043ac Reduce deep nesting of header files by Dan Handley · 11 years ago
  55. 5b827a8 Separate BL functions out of arch.h by Dan Handley · 11 years ago
  56. 4ecca33 Move include and source files to logical locations by Dan Handley · 11 years ago[Renamed from include/aarch64/arch.h]
  57. b495bde Merge pull request #50 from vikramkanigiri/vk/tf-issues#26 by achingupta · 11 years ago